{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T02:04:49Z","timestamp":1773108289861,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T00:00:00Z","timestamp":1706659200000},"content-version":"vor","delay-in-days":380,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1814920"],"award-info":[{"award-number":["1814920"]}]},{"name":"DoD ARO","award":["W911NF-19-1-0484"],"award-info":[{"award-number":["W911NF-19-1-0484"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567888","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"140-145","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["RUCA"],"prefix":"10.1145","author":[{"given":"Jingxiao","family":"Ma","sequence":"first","affiliation":[{"name":"Brown University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sherief","family":"Reda","sequence":"additional","affiliation":[{"name":"Brown University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1578--1581","author":"Alan T.","unstructured":"T. Alan, A. Gerstlauer, and J. Henkel. 2020. Runtime accuracy-configurable approximate hardware synthesis using logic gating and relaxation. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1578--1581."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3068312"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference. 524--529","author":"Boroumand S.","unstructured":"S. Boroumand, C. S. Bouganis, and G. A. Constantinides. 2021. Learning boolean circuits from examples for approximate logic synthesis. In Proceedings of the 26th Asia and South Pacific Design Automation Conference. 524--529."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3068757"},{"key":"e_1_3_2_1_5_1","volume-title":"2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1--6.","author":"Hashemi S.","unstructured":"S. Hashemi, R. I. Bahar, and S. Reda. 2016. A low-power dynamic divider for approximate applications. In 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1--6."},{"key":"e_1_3_2_1_6_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 612--617","author":"Jain S.","unstructured":"S. Jain, S. Venkataramani, and A. Raghunathan. 2016. Approximation through logic isolation for the design of quality configurable circuits. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 612--617."},{"key":"e_1_3_2_1_7_1","article-title":"2021. Approximate Logic Synthesis Using Boolean Matrix Factorization. In","author":"Ma J.","unstructured":"J. Ma, S. Hashemi, and S. Reda. 2021. Approximate Logic Synthesis Using Boolean Matrix Factorization. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"P. Miettinen T. Mielik\u00e4inen A. Gionis G. Das and H. Mannila. 2008. The discrete basis problem. IEEE transactions on knowledge and data engineering 20 10 (2008) 1348--1362.","DOI":"10.1109\/TKDE.2008.53"},{"key":"e_1_3_2_1_9_1","volume-title":"2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, 264--271","author":"Mrazek V.","unstructured":"V. Mrazek, Z. Vasicek, and L. Sekanina. 2018. Design of quality-configurable approximate multipliers suitable for dynamic environment. In 2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, 264--271."},{"key":"e_1_3_2_1_10_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6.","author":"Nepal K.","unstructured":"K. Nepal, Y. Li, R. I. Bahar, and S. Reda. 2014. ABACUS: A technique for automated behavioral synthesis of approximate computing circuits. In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"S. Reda and M. Shafique. 2019. Approximate Circuits. Springer.","DOI":"10.1007\/978-3-319-99322-5"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3014430"},{"key":"e_1_3_2_1_13_1","volume-title":"18th Workshop on Algorithm Engineering and Experiments. 53--67","author":"Schlag S.","unstructured":"S. Schlag, V. Henne, T. Heuer, H. Meyerhenke, P. Sanders, and C. Schulz. 2016. k-way Hypergraph Partitioning via n-Level Recursive Bisection. In 18th Workshop on Algorithm Engineering and Experiments. 53--67."},{"key":"e_1_3_2_1_14_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1367--1372","author":"Venkataramani S.","unstructured":"S. Venkataramani, K. Roy, and A. Raghunathan. 2013. Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1367--1372."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567888","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567888","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:34:17Z","timestamp":1767807257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567888"}},"subtitle":["RUntime Configurable Approximate Circuits with Self-Correcting Capability"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":14,"alternative-id":["10.1145\/3566097.3567888","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567888","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}