{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:39:20Z","timestamp":1767811160618,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","award":["110-2223-E-011-002-MY3"],"award-info":[{"award-number":["110-2223-E-011-002-MY3"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567906","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"290-295","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["MIA-Aware Detailed Placement and VT Reassignment for Leakage Power Optimization"],"prefix":"10.1145","author":[{"given":"Hung-Chun","family":"Lin","sequence":"first","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shao-Yun","family":"Fang","sequence":"additional","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"IBM ILOG CPLEX Optimizer. http:\/\/www-01.ibm.com\/software\/integration\/optimization\/cplex-optimizer\/"},{"key":"e_1_3_2_1_2_1","volume-title":"Minimum implant area-aware gate sizing and placement,\" in Proceedings of the Great Lakes Symposium on VLSI","author":"Kahng A. B.","year":"2014","unstructured":"A. B. Kahng and H. Lee, \"Minimum implant area-aware gate sizing and placement,\" in Proceedings of the Great Lakes Symposium on VLSI, 2014."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2661819"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"K.-H. Tseng Y.-W. Chang and C.-C. Liu \"Minimum-implant-area-aware detailed placement with spacing constraints \" In Proceedings of Design Automation Conference 2016.","DOI":"10.1145\/2897937.2898045"},{"key":"e_1_3_2_1_5_1","article-title":"Mixed-cell-height detailed placement considering complex minimum-implant-area constraints","author":"Wu Y.-Y.","year":"2021","unstructured":"Y.-Y. Wu and Y.-W. Chang, \"Mixed-cell-height detailed placement considering complex minimum-implant-area constraints,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"J. Chen P. Yang X. Li W. Zhu and Y.-W. Chang \"Mixed-cell-height placement with complex minimum-implant-area constraints \" In Proceedings of International Conference on Computer-Aided Design 2018.","DOI":"10.1145\/3240765.3240828"},{"key":"e_1_3_2_1_7_1","volume-title":"September 8--11","author":"Lee W.","year":"2020","unstructured":"W. Lee, Y. Kwon, and Y. Shin, \"Fast ECO leakage optimization using graph convolutional,\" In Proceedings of the Great Lakes Symposium on VLSI 2020 (GLSVLSI '20), September 8--11, 2020."},{"key":"e_1_3_2_1_8_1","unstructured":"V. G. Oklobdzija \"Digital Design and Fabrication \" CRC-Press 1997."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"L.T. Clark V. Vashishtha D.M. Harris S. Dietrich and Z Wang \"Design flows and collateral for the ASAP7 7nm FinFET predictive process design kit \" In Proceedings of International Conference on Microelectronic Systems Education 2017.","DOI":"10.1109\/MSE.2017.7945071"},{"key":"e_1_3_2_1_10_1","unstructured":"Opencores benchmarks. [Online]. Available: http:\/\/www.opencores.org."},{"key":"e_1_3_2_1_11_1","unstructured":"Library of Efficient Data types and Algorithms. http:\/\/www.algorithmic-solutions.com\/leda\/"},{"key":"e_1_3_2_1_12_1","unstructured":"Synopsys Design Compiler. https:\/\/www.synopsys.com\/"},{"key":"e_1_3_2_1_13_1","unstructured":"Cadence Innovus Implementation System. https:\/\/www.cadence.com\/zh_TW\/home\/tools\/digital-design-and-signoff\/soc-implementation-and-floorplanning\/innovus-implementation-system.html"}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567906","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:33:16Z","timestamp":1767807196000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567906"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":13,"alternative-id":["10.1145\/3566097.3567906","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567906","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}