{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T10:23:26Z","timestamp":1778495006230,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["101001318"],"award-info":[{"award-number":["101001318"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567914","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"429-435","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting Reversible Computing for Verification"],"prefix":"10.1145","author":[{"given":"Lukas","family":"Burgholzer","sequence":"first","affiliation":[{"name":"Johannes Kepler University Linz, Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1203145"},{"key":"e_1_3_2_1_2_1","volume-title":"SMT-based stimuli generation in the SystemC Verification library,\" in Forum on Specification and Design Languages","author":"Wille R.","year":"2009","unstructured":"R. Wille et al., \"SMT-based stimuli generation in the SystemC Verification library,\" in Forum on Specification and Design Languages, 2009."},{"key":"e_1_3_2_1_3_1","volume-title":"Stimulus generation for constrained random simulation,\" in Int'l Conf. on CAD","author":"Kitchen N.","year":"2007","unstructured":"N. Kitchen and A. Kuehlmann, \"Stimulus generation for constrained random simulation,\" in Int'l Conf. on CAD, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1196818"},{"key":"e_1_3_2_1_5_1","volume-title":"Automatic assertion generation for simulation, formal verification and emulation,\" in IEEE Annual Symp. on VLSI","author":"Zhang T.","year":"2017","unstructured":"T. Zhang, D. Saab, and J. A. Abraham, \"Automatic assertion generation for simulation, formal verification and emulation,\" in IEEE Annual Symp. on VLSI, 2017."},{"key":"e_1_3_2_1_6_1","volume-title":"Verification approach based on emulation technology,\" in Symposium on Design and Diagnostics of Electronic Circuits and Systems","author":"Koczor A.","year":"2016","unstructured":"A. Koczor et al., \"Verification approach based on emulation technology,\" in Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2016."},{"key":"e_1_3_2_1_7_1","volume-title":"Conf. Commun.","author":"Kuwabara Y.","year":"2017","unstructured":"Y. Kuwabara, T. Yokotani, and H. Mukai, \"Hardware emulation of IoT devices and verification of application behavior,\" in Asia-Pac. Conf. Commun., 2017."},{"key":"e_1_3_2_1_8_1","volume-title":"Combinational equivalence checking using incremental SAT solving, output ordering, and resets,\" in Asia and South Pacific Design Automation Conf","author":"Disch S.","year":"2007","unstructured":"S. Disch and C. Scholl, \"Combinational equivalence checking using incremental SAT solving, output ordering, and resets,\" in Asia and South Pacific Design Automation Conf., 2007."},{"key":"e_1_3_2_1_9_1","volume-title":"Automation and Test in Europe","author":"Marques-Silva J.","year":"1999","unstructured":"J. Marques-Silva and T. Glass, \"Combinational equivalence checking using satisfiability and recursive learning,\" in Design, Automation and Test in Europe, 1999."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1965226"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774687"},{"key":"e_1_3_2_1_12_1","volume-title":"Automation and Test in Europe","author":"Le H. M.","year":"2019","unstructured":"H. M. Le et al., \"Detection of hardware Trojans in SystemC HLS designs via coverage-guided fuzzing,\" in Design, Automation and Test in Europe, 2019."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_2_1_14_1","volume-title":"Symbolic model checking without BDDs,\" in Tools and Algorithms for the Construction and Analysis of Systems","author":"Biere A.","year":"1999","unstructured":"A. Biere et al., \"Symbolic model checking without BDDs,\" in Tools and Algorithms for the Construction and Analysis of Systems, 1999."},{"key":"e_1_3_2_1_15_1","volume-title":"Model Checking","author":"Clarke E. M.","year":"2018","unstructured":"E. M. Clarke et al., Model Checking. MIT Press, 2018."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1972505"},{"key":"e_1_3_2_1_17_1","volume-title":"Experimental verification of Landauer's principle linking information and thermodynamics,\" Nature","author":"B\u00e9rut A.","year":"2012","unstructured":"A. B\u00e9rut et al., \"Experimental verification of Landauer's principle linking information and thermodynamics,\" Nature, 2012."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927101"},{"key":"e_1_3_2_1_19_1","volume-title":"Automation and Test in Europe","author":"Wille R.","year":"2016","unstructured":"R. Wille et al., \"Synthesis of approximate coders for on-chip interconnects using reversible logic,\" in Design, Automation and Test in Europe, 2016."},{"key":"e_1_3_2_1_20_1","volume-title":"Reversible computing with fast, fully static, fully adiabatic CMOS","author":"Frank M. P.","year":"2020","unstructured":"M. P. Frank et al., Reversible computing with fast, fully static, fully adiabatic CMOS, 2020. arXiv: 2009.00448."},{"key":"e_1_3_2_1_21_1","volume-title":"ACM","author":"Zulehner A.","year":"2019","unstructured":"A. Zulehner, M. P. Frank, and R. Wille, \"Design automation for adiabatic circuits,\" in Asia and South Pacific Design Automation Conf., ACM, 2019."},{"key":"e_1_3_2_1_22_1","volume-title":"A family of logical fault models for reversible circuits,\" in Asian Test Symp","author":"Polian I.","year":"2005","unstructured":"I. Polian et al., \"A family of logical fault models for reversible circuits,\" in Asian Test Symp., 2005."},{"key":"e_1_3_2_1_23_1","volume-title":"ATPG for reversible circuits using simulation, boolean satisfiability, and pseudo boolean optimization,\" in IEEE Annual Symp. on VLSI","author":"Wille R.","year":"2011","unstructured":"R. Wille, H. Zhang, and R. Drechsler, \"ATPG for reversible circuits using simulation, boolean satisfiability, and pseudo boolean optimization,\" in IEEE Annual Symp. on VLSI, 2011."},{"key":"e_1_3_2_1_24_1","volume-title":"Eng.","author":"Burgholzer L.","year":"2020","unstructured":"L. Burgholzer, R. Raymond, and R. Wille, \"Verifying results of the IBM Qiskit quantum circuit compilation flow,\" in Intl Conf Quantum Comput. Eng., 2020."},{"key":"e_1_3_2_1_25_1","volume-title":"Random stimuli generation for the verification of quantum circuits,\" in Asia and South Pacific Design Automation Conf","author":"Burgholzer L.","year":"2021","unstructured":"L. Burgholzer, R. Kueng, and R. Wille, \"Random stimuli generation for the verification of quantum circuits,\" in Asia and South Pacific Design Automation Conf., 2021."},{"key":"e_1_3_2_1_26_1","volume-title":"Autom. Test Eur. Conf. Exhib. DATE","author":"Amar\u00fa L.","year":"2016","unstructured":"L. Amar\u00fa et al., \"Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking,\" in 2016 Des. Autom. Test Eur. Conf. Exhib. DATE, 2016."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9579-4"},{"key":"e_1_3_2_1_28_1","volume-title":"Languages and Programming","author":"Toffoli T.","year":"1980","unstructured":"T. Toffoli, \"Reversible computing,\" in Automata, Languages and Programming, Springer, 1980."},{"key":"e_1_3_2_1_29_1","volume-title":"ABC: An academic industrial-strength verification tool,\" in Computer Aided Verification","author":"Brayton R.","year":"2010","unstructured":"R. Brayton and A. Mishchenko, \"ABC: An academic industrial-strength verification tool,\" in Computer Aided Verification, Springer, 2010."},{"key":"e_1_3_2_1_30_1","volume-title":"Reversible cascades with minimal garbage,\" IEEE Trans. on CAD of Integrated Circuits and Systems","author":"Maslov D.","year":"2004","unstructured":"D. Maslov and G. W. Dueck, \"Reversible cascades with minimal garbage,\" IEEE Trans. on CAD of Integrated Circuits and Systems, 2004."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927033"},{"key":"e_1_3_2_1_32_1","volume-title":"One-pass design of reversible circuits: Combining embedding and synthesis for reversible logic,\" IEEE Trans. on CAD of Integrated Circuits and Systems","author":"Zulehner A.","year":"2018","unstructured":"A. Zulehner and R. Wille, \"One-pass design of reversible circuits: Combining embedding and synthesis for reversible logic,\" IEEE Trans. on CAD of Integrated Circuits and Systems, 2018."},{"key":"e_1_3_2_1_33_1","volume-title":"SyReC: A hardware description language for the specification and synthesis of reversible circuits,\" Integration","author":"Wille R.","year":"2016","unstructured":"R. Wille et al., \"SyReC: A hardware description language for the specification and synthesis of reversible circuits,\" Integration, 2016."},{"key":"e_1_3_2_1_34_1","author":"Bennett C. H.","year":"1973","unstructured":"C. H. Bennett, \"Logical reversibility of computation,\" IBM J. Res. Dev., 1973.","journal-title":"J. Res. Dev."},{"key":"e_1_3_2_1_35_1","volume-title":"Revkit: An open source toolkit for the design of reversible circuits,\" in Int'l Conf. of Reversible Computation","author":"Soeken M.","year":"2011","unstructured":"M. Soeken et al., \"Revkit: An open source toolkit for the design of reversible circuits,\" in Int'l Conf. of Reversible Computation, 2011."},{"key":"e_1_3_2_1_36_1","author":"Shor P. W.","year":"1997","unstructured":"P. W. Shor, \"Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer,\" SIAM J. Comput., 1997.","journal-title":"J. Comput."},{"key":"e_1_3_2_1_37_1","volume-title":"of the ACM","author":"Grover L. K.","year":"1996","unstructured":"L. K. Grover, \"A fast quantum mechanical algorithm for database search,\" Proc. of the ACM, 1996."},{"key":"e_1_3_2_1_38_1","unstructured":"M. P. Frank \"The Future of Computing Depends on Making It Reversible \" IEEE Spectrum 2017. [Online]. Available: https:\/\/spectrum.ieee.org\/computing\/hardware\/the-future-of-computing-depends-on-making-it-reversible."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567914","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:34:46Z","timestamp":1767807286000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567914"}},"subtitle":["Potential, Possible Paths, and Consequences"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":38,"alternative-id":["10.1145\/3566097.3567914","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567914","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}