{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:28:23Z","timestamp":1767810503546,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"National Natural Science Foundation of China (NSFC)","award":["No. 61834002"],"award-info":[{"award-number":["No. 61834002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567921","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"510-515","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Static Probability Analysis Guided RTL Hardware Trojan Test Generation"],"prefix":"10.1145","author":[{"given":"Haoyi","family":"Wang","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"e_1_3_2_1_2_1","volume-title":"Scalable hardware trojan activation by interleaving concrete simulation and symbolic execution,\" in 2018 IEEE International Test Conference (ITC)","author":"Ahmed A.","year":"2018","unstructured":"A. Ahmed, F. Farahmandi, Y. Iskander, and P. Mishra, \"Scalable hardware trojan activation by interleaving concrete simulation and symbolic execution,\" in 2018 IEEE International Test Conference (ITC), 2018."},{"key":"e_1_3_2_1_3_1","first-page":"223","volume-title":"Symba: Symbolic execution at c-level for hardware trojan activation,\" in 2021 IEEE International Test Conference (ITC)","author":"Vafaei A.","year":"2021","unstructured":"A. Vafaei, N. Hooten, M. Tehranipoor, and F. Farahmandi, \"Symba: Symbolic execution at c-level for hardware trojan activation,\" in 2021 IEEE International Test Conference (ITC), 2021, pp. 223--232."},{"key":"e_1_3_2_1_4_1","first-page":"107","volume-title":"On hardware trojan design and implementation at register-transfer level,\" in 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","author":"Zhang J.","year":"2013","unstructured":"J. Zhang and Q. Xu, \"On hardware trojan design and implementation at register-transfer level,\" in 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2013, pp. 107--112."},{"key":"e_1_3_2_1_5_1","volume-title":"Formal security verification of third party intellectual property cores for information leakage,\" in International Conference on Vlsi Design & International Conference on Embedded Systems","author":"Rajendran J.","year":"2016","unstructured":"J. Rajendran, V. Vedula, and R. Karri, \"Formal security verification of third party intellectual property cores for information leakage,\" in International Conference on Vlsi Design & International Conference on Embedded Systems, 2016."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927266"},{"key":"e_1_3_2_1_7_1","first-page":"697","volume-title":"CCS","author":"Waksman A.","year":"2013","unstructured":"A. Waksman, M. Suozzo, and S. Sethumadhavan, \"FANCI: identification of stealthy malicious logic using boolean functional analysis,\" in ACM SIGSAC Conference on Computer and Communications Security, CCS, 2013, pp. 697--708."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"e_1_3_2_1_9_1","first-page":"84","article-title":"Asax: automatic security assertion extraction for detecting hardware trojans","author":"Wang C.","year":"2018","unstructured":"C. Wang, Y. Cai, Q. Zhou, and H. Wang, \"Asax: automatic security assertion extraction for detecting hardware trojans,\" in Asia and South Pacific Design Automation Conference, 2018, pp. 84--89.","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"e_1_3_2_1_10_1","first-page":"1504","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE)","author":"Yasaei R.","year":"2021","unstructured":"R. Yasaei, S.-Y. Yu, and M. A. Al Faruque, \"Gnn4tj: Graph neural networks for hardware trojan detection at register transfer level,\" in 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE), 2021, pp. 1504--1509."},{"key":"e_1_3_2_1_11_1","first-page":"176","volume-title":"Automation and Test in Europe Conference and Exhibition","volume":"1","author":"Fernandes J. M.","year":"2004","unstructured":"J. M. Fernandes, M. B. Santos, A. L. Oliveira, and J. C. Teixeira, \"A probabilistic method for the computation of testability of rtl constructs,\" in Proceedings Design, Automation and Test in Europe Conference and Exhibition, vol. 1, 2004, pp. 176--181 Vol.1."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.784124"},{"key":"e_1_3_2_1_13_1","unstructured":"C. wolf. yosys open synthesis suite. http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_3_2_1_14_1","volume-title":"Hardware verification using software analyzers,\" in Vlsi","author":"Mukherjee R.","year":"2015","unstructured":"R. Mukherjee, D. Kroening, and T. Melham, \"Hardware verification using software analyzers,\" in Vlsi, 2015."},{"key":"e_1_3_2_1_15_1","unstructured":"M. Lourakis \"levmar: Levenberg-marquardt nonlinear least squares algorithms in C\/C+ + \" http:\/\/www.ics.forth.gr\/lourakis\/levmar\/+."},{"key":"e_1_3_2_1_16_1","unstructured":"Trust-hub. http:\/\/www.trust-hub.org."},{"key":"e_1_3_2_1_17_1","volume-title":"Detrust: Defeating hardware trust verification with stealthy implicitly-triggered hardware trojans,\" in Acm Sigsac Conference on Computer and Communications Security","author":"Jie Z.","year":"2014","unstructured":"Z. Jie, Y. Feng, and X. Qiang, \"Detrust: Defeating hardware trust verification with stealthy implicitly-triggered hardware trojans,\" in Acm Sigsac Conference on Computer and Communications Security, 2014."},{"key":"e_1_3_2_1_18_1","unstructured":"Opencores. http:\/\/www.opencores.org\/."},{"key":"e_1_3_2_1_19_1","unstructured":"S. Williams. Icarus verilog. http:\/\/iverilog.icarus.com."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567921","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:34:15Z","timestamp":1767807255000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567921"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":19,"alternative-id":["10.1145\/3566097.3567921","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567921","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}