{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:44:33Z","timestamp":1767811473367,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567926","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"585-590","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["SecHLS"],"prefix":"10.1145","author":[{"given":"Shang","family":"Shi","sequence":"first","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Pundir","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadi M","family":"Kamali","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"33","volume-title":"ACM\/SIGDA Symposium on FPGA","author":"Canis A.","year":"2011","unstructured":"A. Canis et al. Legup: high-level synthesis for fpga-based processor\/accelerator systems. In ACM\/SIGDA Symposium on FPGA, pages 33--36, 2011."},{"key":"e_1_3_2_1_2_1","volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit","author":"Morawiec A.","year":"2008","unstructured":"A. Morawiec et al. High-Level Synthesis: From Algorithm to Digital Circuit. Springer Netherlands, 2008."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2597232"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834421"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"issue":"3","key":"e_1_3_2_1_7_1","first-page":"682","article-title":"List scheduling algorithm for heterogeneous systems by an optimistic cost table","volume":"25","author":"Arabnejad H.","year":"2013","unstructured":"H. Arabnejad et al. List scheduling algorithm for heterogeneous systems by an optimistic cost table. IEEE Transactions on PDS, 25(3):682--694, 2013.","journal-title":"IEEE Transactions on PDS"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"e_1_3_2_1_9_1","unstructured":"High-Level Synthesis Compiler - Intel\u00ae HLS Compiler. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/hls-compiler.html."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26408-0_8"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"issue":"5","key":"e_1_3_2_1_14_1","first-page":"1014","article-title":"Transformations of high-level synthesis codes for high-performance computing","volume":"32","author":"de Fine L.","year":"2020","unstructured":"L. de Fine et al. Transformations of high-level synthesis codes for high-performance computing. IEEE Transactions on PDS, 32(5):1014--1029, 2020.","journal-title":"IEEE Transactions on PDS"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.21236\/ADA458537"},{"key":"e_1_3_2_1_16_1","first-page":"330","volume-title":"Design Automation Conference (DAC)","author":"McFarland M.","year":"1988","unstructured":"M. McFarland et al. Tutorial on high-level synthesis. In Design Automation Conference (DAC), pages 330--336, 1988."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339656"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415730"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424365"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492345"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1952101"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689065"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00049"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"e_1_3_2_1_27_1","unstructured":"Xilinx Vitis High-Level Synthesis User Guide (UG1399). https:\/\/docs.xilinx.com\/r\/en-US\/ug1399-vitis-hls."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240815"},{"key":"e_1_3_2_1_29_1","first-page":"1192","volume-title":"Chstone: A benchmark program suite for practical c-based high-level synthesis","author":"Hara Y.","year":"2008","unstructured":"Y. Hara et al. Chstone: A benchmark program suite for practical c-based high-level synthesis. In IEEE Int'l Symposium on CAS (ISCAS), pages 1192--1195, 2008."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243415"}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567926","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:34:01Z","timestamp":1767807241000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567926"}},"subtitle":["Enabling Security Awareness in High-Level Synthesis"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":30,"alternative-id":["10.1145\/3566097.3567926","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567926","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}