{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T07:54:58Z","timestamp":1773906898069,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["715872"],"award-info":[{"award-number":["715872"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Agency Nationale de la Recherche","award":["ANR-18-CE24-0009"],"award-info":[{"award-number":["ANR-18-CE24-0009"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567944","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"184-185","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A Multimode Hybrid Memristor-CMOS Prototyping Platform Supporting Digital and Analog Projects"],"prefix":"10.1145","author":[{"given":"K.-E.","family":"Harabi","sequence":"first","affiliation":[{"name":"Univ. Paris-Saclay, Palaiseau, France"}]},{"given":"C.","family":"Turck","sequence":"additional","affiliation":[{"name":"Univ. Paris-Saclay, Palaiseau, France"}]},{"given":"M.","family":"Drouhin","sequence":"additional","affiliation":[{"name":"Univ. Paris-Saclay, Palaiseau, France"}]},{"given":"A.","family":"Renaudineau","sequence":"additional","affiliation":[{"name":"Univ. Paris-Saclay, Palaiseau, France"}]},{"given":"T.","family":"Bersani-Veroni","sequence":"additional","affiliation":[{"name":"Univ. Paris-Saclay, Palaiseau, France"}]},{"given":"D.","family":"Querlioz","sequence":"additional","affiliation":[{"name":"Univ. Paris-Saclay, Palaiseau, France"}]},{"given":"T.","family":"Hirtzlin","sequence":"additional","affiliation":[{"name":"Univ. Grenoble-Alpes, Grenoble, France"}]},{"given":"E.","family":"Vianello","sequence":"additional","affiliation":[{"name":"Univ. Grenoble-Alpes, Grenoble, France"}]},{"given":"M","family":"Bocquet","sequence":"additional","affiliation":[{"name":"Aix-Marseille Univ., Marseille, France"}]},{"given":"J.-M.","family":"Portal","sequence":"additional","affiliation":[{"name":"Aix-Marseille Univ., Marseille, France"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"issue":"6","key":"e_1_3_2_1_1_1","first-page":"1","article-title":"In-Memory and Error-Immune Differential RRAM Implementation of Binarized Deep Neural Networks","volume":"20","author":"Bocquet M.","year":"2018","unstructured":"M. Bocquet et al. 2018. In-Memory and Error-Immune Differential RRAM Implementation of Binarized Deep Neural Networks. In IEDM Tech. Dig. IEEE, 20.6.1.","journal-title":"IEDM Tech. Dig. IEEE"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00523-3"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3108479"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"W. Zhao et al. 2014. Synchronous non-volatile logic gate design based on resistive switching memories. IEEE TCAS I 61 2 (2014) 443--454.","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"e_1_3_2_1_6_1","volume-title":"The future of electronics based on memristive systems. Nature electronics 1, 1","author":"Zidan M A","year":"2018","unstructured":"M A Zidan, J P Strachan, and W D Lu. 2018. The future of electronics based on memristive systems. Nature electronics 1, 1 (2018), 22--29."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567944","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:35:16Z","timestamp":1767807316000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567944"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":6,"alternative-id":["10.1145\/3566097.3567944","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567944","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}