{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T16:06:02Z","timestamp":1778083562910,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":98,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3568345","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"83-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Graph Neural Networks"],"prefix":"10.1145","author":[{"given":"Lilas","family":"Alrahis","sequence":"first","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, United Arab Emirates (UAE)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, United Arab Emirates (UAE)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, United Arab Emirates (UAE)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Anthony Agnesina et al. 2020. A General Framework For VLSI Tool Parameter Optimization with Deep Reinforcement Learning. In NeurIPS.","DOI":"10.1145\/3400302.3415690"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Anthony Agnesina Kyungwook Chang and Sung Kyu Lim. 2020. VLSI Placement Parameter Optimization using Deep Reinforcement Learning. In ICCAD.","DOI":"10.1145\/3400302.3415690"},{"key":"e_1_3_2_1_3_1","volume-title":"Md Moshiur Rahman, and Swarup Bhunia","author":"Alaql Abdulrahman","year":"2021","unstructured":"Abdulrahman Alaql, Md Moshiur Rahman, and Swarup Bhunia. 2021. SCOPE: Synthesis-Based Constant Propagation Attack on Logic Locking. TVLSI (2021)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Yousra Alkabani et al. 2007. Remote activation of ICs for piracy prevention and digital right management. In ICCAD. 674--677.","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Lilas Alrahis et al. 2019. Functional Reverse Engineering on SAT-Attack Resilient Logic Locking. In ISCAS. 1--5.","DOI":"10.1109\/ISCAS.2019.8702704"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Lilas Alrahis et al. 2021. GNNUnlock+: A Systematic Methodology for Designing Graph Neural Networks-based Oracle-less Unlocking Schemes for Provably Secure Logic Locking. TETC (2021).","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Lilas Alrahis et al. 2021. GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking. In DATE. 780--785.","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"e_1_3_2_1_8_1","first-page":"2435","article-title":"GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level Netlists","volume":"41","author":"Lilas Alrahis","year":"2022","unstructured":"Lilas Alrahis et al. 2022. GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level Netlists. TCAD 41, 8 (2022), 2435--2448.","journal-title":"TCAD"},{"key":"e_1_3_2_1_9_1","first-page":"1602","article-title":"OMLA: An Oracle-Less Machine Learning-Based Attack on Logic Locking","volume":"69","author":"Lilas Alrahis","year":"2022","unstructured":"Lilas Alrahis et al. 2022. OMLA: An Oracle-Less Machine Learning-Based Attack on Logic Locking. TCAS-II 69, 3 (2022), 1602--1606.","journal-title":"TCAS-II"},{"key":"e_1_3_2_1_10_1","first-page":"3826","article-title":"GNN4REL: Graph Neural Networks for Predicting Circuit Reliability Degradation","volume":"41","author":"Alrahis Lilas","year":"2022","unstructured":"Lilas Alrahis, Johann Knechtel, Florian Klemme, Hussam Amrouch, and Ozgur Sinanoglu. 2022. GNN4REL: Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 41, 11 (2022), 3826--3837.","journal-title":"TCAD"},{"key":"e_1_3_2_1_11_1","volume-title":"Muhammad Shafique, and Ozgur Sinanoglu.","author":"Alrahis Lilas","year":"2021","unstructured":"Lilas Alrahis, Satwik Patnaik, Muhammad Abdullah Hanif, Muhammad Shafique, and Ozgur Sinanoglu. 2021. UNTANGLE: Unlocking Routing and Logic Obfuscation Using Graph Neural Networks-based Link Prediction. In ICCAD. 1--9."},{"key":"e_1_3_2_1_12_1","first-page":"2508","article-title":"UNSAIL: Thwarting Oracle-Less Machine Learning Attacks on Logic Locking","volume":"16","author":"Alrahis Lilas","year":"2021","unstructured":"Lilas Alrahis, Satwik Patnaik, Johann Knechtel, Hani Saleh, Baker Mohammad, Mahmoud Al-Qutayri, and Ozgur Sinanoglu. 2021. UNSAIL: Thwarting Oracle-Less Machine Learning Attacks on Logic Locking. TIFS 16 (2021), 2508--2523.","journal-title":"TIFS"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Lilas Alrahis Satwik Patnaik Muhammad Shafique and Ozgur Sinanoglu. 2022. Embracing Graph Neural Networks for Hardware Security. In ICCAD.","DOI":"10.1145\/3508352.3561096"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Lilas Alrahis Satwik Patnaik Muhammad Shafique and Ozgur Sinanoglu. 2022. MuxLink: Circumventing Learning-Resilient MUX-Locking Using Graph Neural Network-based Link Prediction. In DATE. 694--699.","DOI":"10.23919\/DATE54114.2022.9774603"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Lilas Alrahis Muhammad Yasin Hani Saleh Baker Mohammad Mahmoud Al-Qutayri and Ozgur Sinanoglu. 2019. ScanSAT: Unlocking Obfuscated Scan Chains. In ASP-DAC. 352--357.","DOI":"10.1145\/3287624.3287693"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Hussam Amrouch Behnam Khaleghi Andreas Gerstlauer and Jorg Henkel. 2016. Reliability-aware design to suppress aging. In DAC. 1--6.","DOI":"10.1145\/2897937.2898082"},{"key":"e_1_3_2_1_18_1","unstructured":"Kyeonghyeon Baek Hyunbum Park Suwan Kim Kyumyung Choi and Taewhan Kim. 2022. Pin Accessibility and Routing Congestion Aware DRC Hotspot Prediction using Graph Neural Network and U-Net. In ICCAD."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549471"},{"key":"e_1_3_2_1_20_1","volume-title":"Pan","author":"Chen Hao","year":"2021","unstructured":"Hao Chen, Keren Zhu, Mingjie Liu, Xiyuan Tang, Nan Sun, and David Z. Pan. 2021. Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks. In DAC. 1243--1248."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Tinghuan Chen et al. 2021. Analog IC Aging-Induced Degradation Estimation via Heterogeneous Graph Convolutional Networks. In ACP-DAC. 898--903.","DOI":"10.1145\/3394885.3431546"},{"key":"e_1_3_2_1_22_1","first-page":"1990","article-title":"Deep H-GCN: Fast Analog IC Aging-Induced Degradation Estimation","volume":"41","author":"Tinghuan Chen","year":"2022","unstructured":"Tinghuan Chen et al. 2022. Deep H-GCN: Fast Analog IC Aging-Induced Degradation Estimation. TCAD 41, 7 (2022), 1990--2003.","journal-title":"TCAD"},{"key":"e_1_3_2_1_23_1","volume-title":"Houman Homayoun, and Liang Zhao.","author":"Chen Zhiqian","year":"2020","unstructured":"Zhiqian Chen, Gaurav Kolhe, Setareh Rafatirad, Chang-Tien Lu, Sai Manoj PD, Houman Homayoun, and Liang Zhao. 2020. Estimating the circuit de-obfuscation runtime based on graph deep learning. In DATE. IEEE, 358--363."},{"key":"e_1_3_2_1_24_1","first-page":"16508","article-title":"On Joint Learning for Solving Placement and Routing in Chip Design","volume":"34","author":"Cheng Ruoyu","year":"2021","unstructured":"Ruoyu Cheng and Junchi Yan. 2021. On Joint Learning for Solving Placement and Routing in Chip Design. NeurIPS 34 (2021), 16508--16519.","journal-title":"NeurIPS"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Subhajit Dutta Chowdhury et al. 2021. ReIGNN: State Register Identification Using Graph Neural Networks for Circuit Reverse Engineering. In ICCAD. 1--9.","DOI":"10.1109\/ICCAD51958.2021.9643498"},{"key":"e_1_3_2_1_26_1","first-page":"13260","article-title":"Principal neighbourhood aggregation for graph nets","volume":"33","author":"Gabriele Corso","year":"2020","unstructured":"Gabriele Corso et al. 2020. Principal neighbourhood aggregation for graph nets. NeurIPS 33 (2020), 13260--13271.","journal-title":"NeurIPS"},{"key":"e_1_3_2_1_27_1","first-page":"2298","article-title":"Ultra-low overhead dynamic water-marking on scan design for hard IP protection","volume":"10","author":"Cui Aijiao","year":"2015","unstructured":"Aijiao Cui, Gang Qu, and Yan Zhang. 2015. Ultra-low overhead dynamic water-marking on scan design for hard IP protection. TIFS 10, 11 (2015), 2298--2313.","journal-title":"TIFS"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Amur Ghose et al. 2021. Generalizable Cross-Graph Embedding for GNN-Based Congestion Prediction. In ICCAD.","DOI":"10.1109\/ICCAD51958.2021.9643446"},{"key":"e_1_3_2_1_29_1","volume-title":"Dahl","author":"Gilmer Justin","year":"2017","unstructured":"Justin Gilmer, Samuel S. Schoenholz, Patrick F. Riley, Oriol Vinyals, and George E. Dahl. 2017. Neural Message Passing for Quantum Chemistry. In ICML. 1263--1272."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Zizheng Guo et al. 2022. A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction. In DAC. 1207--1212.","DOI":"10.1145\/3489517.3530597"},{"key":"e_1_3_2_1_31_1","unstructured":"Will Hamilton Zhitao Ying and Jure Leskovec. 2017. Inductive Representation Learning on Large Graphs. In NIPS. 1025--1035."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643581"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Guyue Huang et al. 2021. Machine Learning for Electronic Design Automation: A Survey. TODAES 26 5 Article 40 (2021).","DOI":"10.1145\/3451179"},{"key":"e_1_3_2_1_34_1","volume-title":"Eyad Elyan, and Chrisina Jayne.","author":"Hussein Ahmed","year":"2017","unstructured":"Ahmed Hussein, Mohamed Medhat Gaber, Eyad Elyan, and Chrisina Jayne. 2017. Imitation Learning: A Survey of Learning Methods. 50, 2, Article 21 (2017)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"H. M. Kamali K. Z. Azar H. Homayoun and A. Sasan. 2020. InterLock: An Intercorrelated Logic and Routing Locking. In ICCAD. 1--9.","DOI":"10.1145\/3400302.3415667"},{"key":"e_1_3_2_1_36_1","first-page":"23","article-title":"Accelerating Chip Design With Machine Learning","volume":"40","author":"Brucek Khailany","year":"2020","unstructured":"Brucek Khailany et al. 2020. Accelerating Chip Design With Machine Learning. Micro 40, 6 (2020), 23--32.","journal-title":"Micro"},{"key":"e_1_3_2_1_37_1","volume-title":"Kipf and Max Welling","author":"Thomas","year":"2017","unstructured":"Thomas N. Kipf and Max Welling. 2017. Semi-Supervised Classification with Graph Convolutional Networks. In ICLR."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Robert Kirby et al. 2019. CongestionNet: Routing congestion prediction using deep graph neural networks. In VLSI-SoC. 217--222.","DOI":"10.1109\/VLSI-SoC.2019.8920342"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Johann Knechtel. 2020. Hardware Security For and Beyond CMOS Technology: An Overview on Fundamentals Applications and Challenges. In ISPD. 75--86.","DOI":"10.1145\/3372780.3378175"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Johann Knechtel et al. 2020. Towards secure composition of integrated circuits and electronic systems: On the role of EDA. In DATE. 508--513.","DOI":"10.23919\/DATE48585.2020.9116483"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Johann Knechtel Satwik Patnaik and Ozgur Sinanoglu. 2019. Protect your chip design intellectual property: An overview. In IOLTS. 211--216.","DOI":"10.1145\/3312614.3312657"},{"key":"e_1_3_2_1_42_1","volume-title":"GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits. In DATE. 55--60.","author":"Kishor Kunal","year":"2020","unstructured":"Kishor Kunal et al. 2020. GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits. In DATE. 55--60."},{"key":"e_1_3_2_1_43_1","unstructured":"Leon Li and Alex Orailoglu. 2019. Piercing Logic Locking Keys through Redundancy Identification. In DATE. 540--545."},{"key":"e_1_3_2_1_44_1","first-page":"744","article-title":"Valkyrie: Vulnerability Assessment Tool and Attack for Provably-Secure Logic Locking Techniques","volume":"17","author":"Limaye Nimisha","year":"2022","unstructured":"Nimisha Limaye, Satwik Patnaik, and Ozgur Sinanoglu. 2022. Valkyrie: Vulnerability Assessment Tool and Attack for Provably-Secure Logic Locking Techniques. TIFS 17 (2022), 744--759.","journal-title":"TIFS"},{"key":"e_1_3_2_1_45_1","unstructured":"Mingjie Liu Walker J. Turner George F. Kokai Brucek Khailany David Z. Pan and Haoxing Ren. 2021. Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization. In DATE. 1372--1377."},{"key":"e_1_3_2_1_46_1","first-page":"228","article-title":"Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security","volume":"11","author":"Liu Wenye","year":"2021","unstructured":"Wenye Liu, Chip-Hong Chang, Xueyang Wang, Chen Liu, Jason M. Fung, Mohammad Ebrahimabadi, Naghmeh Karimi, Xingyu Meng, and Kanad Basu. 2021. Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security. JETCAS 11, 2 (2021), 228--251.","journal-title":"JETCAS"},{"key":"e_1_3_2_1_47_1","unstructured":"Daniela S\u00e1nchez Lopera et al. 2022. A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications. TODAES (2022)."},{"key":"e_1_3_2_1_48_1","unstructured":"Daniela S\u00e1nchez Lopera and Wolfgang Ecker. 2022. Applying GNNs to Timing Estimation at RTL (Invited Paper). In ICCAD."},{"key":"e_1_3_2_1_49_1","volume-title":"Souvik Hazra, Robert Wille, and Wolfgang Ecker.","author":"Lopera Daniela S\u00e1nchez","year":"2021","unstructured":"Daniela S\u00e1nchez Lopera, Lorenzo Servadei, Gamze Naz Kiprit, Souvik Hazra, Robert Wille, and Wolfgang Ecker. 2021. A Survey of Graph Neural Networks for Electronic Design Automation. In MLCAD. 1--6."},{"key":"e_1_3_2_1_50_1","volume-title":"Lingjun Zhu, Kambiz Samadi, and Sung Kyu Lim.","author":"Lu Yi-Chen","year":"2020","unstructured":"Yi-Chen Lu, Sai Surya Kiran Pentapati, Lingjun Zhu, Kambiz Samadi, and Sung Kyu Lim. 2020. TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs. In DAC. 1--6."},{"key":"e_1_3_2_1_51_1","unstructured":"Yi-Chen Lu and Sung Kyu Lim.2022. On Advancing Physical Design using Graph Neural Networks (Invited Paper). In ICCAD."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"Yi-Chen Lu Siddhartha Nath Vishal Khandelwal and Sung Kyu Lim. 2021. Doomed Run Prediction in Physical Design by Exploiting Sequential Flow and Graph Learning. In ICCAD. 1--9.","DOI":"10.1109\/ICCAD51958.2021.9643435"},{"key":"e_1_3_2_1_53_1","unstructured":"Yi-Chen Lu Siddhartha Nath Vishal Khandelwal and Sung Kyu Lim. 2021. RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning. In DAC. 733--738."},{"key":"e_1_3_2_1_54_1","unstructured":"Yi-Chen Lu Sai Pentapati and Sung Kyu Lim. 2020. VLSI placement optimization using graph neural networks. In NeurIPS."},{"key":"e_1_3_2_1_55_1","unstructured":"Yi-Chen Lu Sai Pentapati and Sung Kyu Lim. 2021. The Law of Attraction: Affinity-Aware Placement Optimization Using Graph Neural Networks. In ISPD."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Yuzhe Ma Zhuolun He Wei Li Lu Zhang and Bei Yu. 2020. Understanding graphs in EDA: From shallow to deep learning. In ISPD. 119--126.","DOI":"10.1145\/3372780.3378173"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Yuzhe Ma Haoxing Ren Brucek Khailany Harbinder Sikka Lijuan Luo Karthikeyan Natarajan and Bei Yu. 2019. High Performance Graph Convolutional Networks with Applications in Testability Analysis. In DAC. 1--6.","DOI":"10.1145\/3316781.3317838"},{"key":"e_1_3_2_1_58_1","volume-title":"Titan: Security Analysis of Large-Scale Hardware Obfuscation Using Graph Neural Networks. TIFS","author":"Mankali Likhitha","year":"2022","unstructured":"Likhitha Mankali, Lilas Alrahis, Satwik Patnaik, Johann Knechtel, and Ozgur Sinanoglu. 2022. Titan: Security Analysis of Large-Scale Hardware Obfuscation Using Graph Neural Networks. TIFS (2022)."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Ian McLoughlin. 2011. Reverse engineering of embedded consumer electronic systems. In ISCE. 352--356.","DOI":"10.1109\/ISCE.2011.5973848"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"crossref","unstructured":"Azalia Mirhoseini et al. 2021. A graph placement methodology for fast chip design. Nature 594 7862 (2021) 207--212.","DOI":"10.1038\/s41586-021-03544-w"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Nikhil Muralidhar Abdullah Zubair Nathanael Weidler Ryan Gerdes and Naren Ramakrishnan. 2021. Contrastive Graph Convolutional Networks for Hardware Trojan Detection in Third Party IP Cores. In HOST.","DOI":"10.1109\/HOST49136.2021.9702276"},{"key":"e_1_3_2_1_62_1","first-page":"4466","article-title":"Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging","volume":"39","author":"Patnaik Satwik","year":"2020","unstructured":"Satwik Patnaik, Mohammed Ashraf, Ozgur Sinanoglu, and Johann Knechtel. 2020. Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging. TCAD 39, 12 (2020), 4466--4481.","journal-title":"TCAD"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"Satwik Patnaik Nikhil Rangarajan Johann Knechtel Ozgur Sinanoglu and Shaloo Rakheja. 2018. Advancing hardware security using polymorphic and stochastic spin-hall effect devices. In DATE. 97--102.","DOI":"10.23919\/DATE.2018.8341986"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"crossref","unstructured":"Jeyavijayan Rajendran Michael Sam Ozgur Sinanoglu and Ramesh Karri. 2013. Security analysis of integrated circuit camouflaging. In CCS. 709--720.","DOI":"10.1145\/2508859.2516656"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332154"},{"key":"e_1_3_2_1_66_1","first-page":"3162","article-title":"MLCAD: A Survey of Research in Machine Learning for CAD Keynote Paper","volume":"41","author":"Martin Rapp","year":"2022","unstructured":"Martin Rapp et al. 2022. MLCAD: A Survey of Research in Machine Learning for CAD Keynote Paper. TCAD 41, 10 (2022), 3162--3181.","journal-title":"TCAD"},{"key":"e_1_3_2_1_67_1","unstructured":"Haoxing Ren et al. 2020. ParaGraph: Layout parasitics and device parameter prediction using graph neural networks. In DAC."},{"key":"e_1_3_2_1_68_1","unstructured":"Haoxing Ren et al. 2022. Why are Graph Neural Networks Effective for EDA Problems? (Invited Paper). In ICCAD."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_70_1","volume-title":"IP infringement, and IP protection. VLSI Design","author":"Saha Debasri","year":"2011","unstructured":"Debasri Saha and Susmita Sur-Kolay. 2011. SoC: a real platform for IP reuse, IP infringement, and IP protection. VLSI Design (2011)."},{"key":"e_1_3_2_1_71_1","volume-title":"Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks. TCAD","author":"Sisejkovic Dominik","year":"2021","unstructured":"Dominik Sisejkovic, Farhad Merchant, Lennart M Reimann, and Rainer Leupers. 2021. Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks. TCAD (2021)."},{"key":"e_1_3_2_1_72_1","volume-title":"Article 30","author":"Sisejkovic Dominik","year":"2021","unstructured":"Dominik Sisejkovic, Farhad Merchant, Lennart M. Reimann, Harshit Srivastava, Ahmed Hallawa, and Rainer Leupers. 2021. Challenging the Security of Logic Locking Schemes in the Era of Deep Learning: A Neuroevolutionary Approach. JETC 17, 3, Article 30 (2021)."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","unstructured":"Dominik Sisejkovic Lennart M. Reimann Elmira Moussavi Farhad Merchant and Rainer Leupers. 2021. Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities. In VLSI-SoC. 1--6.","DOI":"10.1109\/VLSI-SoC53125.2021.9606979"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"crossref","unstructured":"P. Subramanyan S. Ray and S. Malik. 2015. Evaluating the Security of Logic Encryption Algorithms. In HOST. 137--143.","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"crossref","unstructured":"Ecenur Ustun et al. 2020. Accurate operation delay prediction for FPGA HLS using graph neural networks. In ICCAD. 1--9.","DOI":"10.1145\/3400302.3415657"},{"key":"e_1_3_2_1_76_1","unstructured":"Petar Veli\u010dkovi\u0107 Guillem Cucurull Arantxa Casanova Adriana Romero Pietro Lio and Yoshua Bengio. 2018. Graph attention networks. In ICLR."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"crossref","unstructured":"Hanrui Wang Kuan Wang Jiacheng Yang Linxiao Shen Nan Sun Hae-Seung Lee and Song Han. 2020. GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning. In DAC.","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"crossref","unstructured":"Ziyi Wang Chen Bai Zhuolun He Guangliang Zhang Qiang Xu Tsung-Yi Ho Bei Yu and Yu Huang. 2022. Functionality Matters in Netlist Representation Learning. In DAC. 1--6.","DOI":"10.1145\/3489517.3530410"},{"key":"e_1_3_2_1_79_1","volume-title":"LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models. In ASAP. 11--18.","author":"Wu Nan","year":"2022","unstructured":"Nan Wu, Jiwon Lee, Yuan Xie, and Cong Hao. 2022. LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models. In ASAP. 11--18."},{"key":"e_1_3_2_1_80_1","volume-title":"Ironman: Gnn-assisted design space exploration in high-level synthesis via reinforcement learning. In GLVLSI. 39--44.","author":"Wu Nan","year":"2021","unstructured":"Nan Wu, Yuan Xie, and Cong Hao. 2021. Ironman: Gnn-assisted design space exploration in high-level synthesis via reinforcement learning. In GLVLSI. 39--44."},{"key":"e_1_3_2_1_81_1","volume-title":"IronMan-Pro: Multi-objective Design Space Exploration in HLS via Reinforcement Learning and Graph Neural Network based Modeling. TCAD","author":"Wu Nan","year":"2022","unstructured":"Nan Wu, Yuan Xie, and Cong Hao. 2022. IronMan-Pro: Multi-objective Design Space Exploration in HLS via Reinforcement Learning and Graph Neural Network based Modeling. TCAD (2022), 1--1."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"crossref","unstructured":"Nan Wu Hang Yang Yuan Xie Pan Li and Cong Hao. 2022. High-Level Synthesis Performance Prediction Using GNNs: Benchmarking Modeling and Advancing. In DAC. 49--54.","DOI":"10.1145\/3489517.3530408"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"crossref","unstructured":"Zhiyao Xie Rongjian Liang Xiaoqing Xu Jiang Hu Yixiao Duan and Yiran Chen. 2021. Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation. In ASP-DAC. 671--677.","DOI":"10.1145\/3394885.3431562"},{"key":"e_1_3_2_1_84_1","unstructured":"Keyulu Xu Weihua Hu Jure Leskovec and Stefanie Jegelka. 2019. How powerful are graph neural networks?. In ICLR."},{"key":"e_1_3_2_1_85_1","volume-title":"Hardware Trojan Detection using Graph Neural Networks. TCAD","author":"Yasaei Rozhin","year":"2022","unstructured":"Rozhin Yasaei, Luke Chen, Shih-Yuan Yu, and Mohammad Abdullah Al Faruque. 2022. Hardware Trojan Detection using Graph Neural Networks. TCAD (2022)."},{"key":"e_1_3_2_1_86_1","first-page":"1401","article-title":"Golden Reference-Free Hardware Trojan Localization Using Graph Convolutional Network","volume":"30","author":"Yasaei Rozhin","year":"2022","unstructured":"Rozhin Yasaei, Sina Faezi, and Mohammad Abdullah Al Faruque. 2022. Golden Reference-Free Hardware Trojan Localization Using Graph Convolutional Network. TVLSI 30, 10 (2022), 1401--1411.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"crossref","unstructured":"Rozhin Yasaei Shih-Yuan Yu and Mohammad Abdullah Al Faruque. 2021. GNN4TJ: Graph Neural Networks for Hardware Trojan Detection at Register Transfer Level. In DATE. 1504--1509.","DOI":"10.23919\/DATE51398.2021.9474174"},{"key":"e_1_3_2_1_88_1","volume-title":"Emad Kasaeyan Naeini, and Mohammad Abdullah Al Faruque","author":"Yasaei Rozhin","year":"2021","unstructured":"Rozhin Yasaei, Shih-Yuan Yu, Emad Kasaeyan Naeini, and Mohammad Abdullah Al Faruque. 2021. GNN4IP: Graph Neural Network for Hardware Intellectual Property Piracy Detection. In DAC. 217--222."},{"key":"e_1_3_2_1_89_1","first-page":"517","article-title":"Removal Attacks on Logic Locking and Camouflaging Techniques","volume":"8","author":"Yasin Muhammad","year":"2020","unstructured":"Muhammad Yasin, Bodhisatwa Mazumdar, Ozgur Sinanoglu, and Jeyavijayan Rajendran. 2020. Removal Attacks on Logic Locking and Camouflaging Techniques. IEEE TETC 8, 2 (2020), 517--532.","journal-title":"IEEE TETC"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"crossref","unstructured":"Shih-Yuan Yu Rozhin Yasaei Qingrong Zhou Tommy Nguyen and Mohammad Abdullah Al Faruque. 2021. HW2VEC: A Graph Learning Tool for Automating Hardware Security. In HOST. 13--23.","DOI":"10.1109\/HOST49136.2021.9702281"},{"key":"e_1_3_2_1_91_1","unstructured":"Hanqing Zeng et al. 2019. GraphSAINT: Graph Sampling Based Inductive Learning Method. In ICLR."},{"key":"e_1_3_2_1_92_1","unstructured":"Guo Zhang Hao He and Dina Katabi. 2019. Circuit-GNN: Graph neural networks for distributed circuit design. In ICML. 7364--7373."},{"key":"e_1_3_2_1_93_1","unstructured":"Muhan Zhang and Yixin Chen. 2018. Link Prediction Based on Graph Neural Networks. In NIPS. 5171--5181."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"crossref","unstructured":"Muhan Zhang Zhicheng Cui Marion Neumann and Yixin Chen. 2018. An end-to-end deep learning architecture for graph classification. In AAAI.","DOI":"10.1609\/aaai.v32i1.11782"},{"key":"e_1_3_2_1_95_1","volume-title":"GRANNITE: Graph Neural Network Inference for Transferable Power Estimation. In DAC. 1--6.","author":"Zhang Yanqing","year":"2020","unstructured":"Yanqing Zhang, Haoxing Ren, and Brucek Khailany. 2020. GRANNITE: Graph Neural Network Inference for Transferable Power Estimation. In DAC. 1--6."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"crossref","unstructured":"Zhe Zhang et al. 2018. Extraction of process variation parameters in FinFET technology based on compact modeling and characterization. TED 65 3 (2018).","DOI":"10.1109\/TED.2018.2790083"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"crossref","unstructured":"Guangwei Zhao and Kaveh Shamsi. 2022. Graph Neural Network based Netlist Operator Detection under Circuit Rewriting. In GLSVLSI. 53--58.","DOI":"10.1145\/3526241.3530330"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"crossref","unstructured":"Xinyi Zhou et al. 2022. Heterogeneous Graph Neural Network-based Imitation Learning for Gate Sizing Acceleration. In ICCAD.","DOI":"10.1145\/3508352.3549361"}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568345","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3568345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:36:42Z","timestamp":1767807402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568345"}},"subtitle":["A Powerful and Versatile Tool for Advancing Design, Reliability, and Security of ICs"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":98,"alternative-id":["10.1145\/3566097.3568345","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3568345","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}