{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:47:45Z","timestamp":1778168865878,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":166,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3568350","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"461-468","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["Fundamentally Understanding and Solving RowHammer"],"prefix":"10.1145","author":[{"given":"Onur","family":"Mutlu","sequence":"first","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. Giray","family":"Ya\u011fl\u0131kc\u0131","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"When Good Protections Go Bad: Exploiting Anti-DoS Measures to Accelerate Rowhammer Attacks,\" in HOST","author":"Aga M. T.","year":"2017","unstructured":"M. T. Aga et al., \"When Good Protections Go Bad: Exploiting Anti-DoS Measures to Accelerate Rowhammer Attacks,\" in HOST, 2017."},{"key":"e_1_3_2_1_2_1","volume-title":"Rowhammer for Spin Torque based Memory: Problem or not?\" in INTERMAG","author":"Agarwal S.","year":"2018","unstructured":"S. Agarwal et al., \"Rowhammer for Spin Torque based Memory: Problem or not?\" in INTERMAG, 2018."},{"key":"e_1_3_2_1_3_1","volume-title":"Pro-active & Adaptive Architecture for High Performance & Security,\" in MICRO","author":"Ajorpaz S. M.","year":"2022","unstructured":"S. M. Ajorpaz et al., \"EVAX: Towards a Practical, Pro-active & Adaptive Architecture for High Performance & Security,\" in MICRO, 2022."},{"key":"e_1_3_2_1_4_1","unstructured":"Apple Inc. \"About the Security Content of Mac EFI Security Update 2015-001 \" https:\/\/support.apple.com\/en-us\/HT204934 2015."},{"key":"e_1_3_2_1_5_1","volume-title":"ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks,\" in ASPLOS","author":"Aweke Z. B.","year":"2016","unstructured":"Z. B. Aweke et al., \"ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks,\" in ASPLOS, 2016."},{"key":"e_1_3_2_1_6_1","volume-title":"Row Hammer Refresh Command,\" US Patents: 9,117,544 9,236,110 10,210,925","author":"Bains K.","year":"2015","unstructured":"K. Bains et al., \"Row Hammer Refresh Command,\" US Patents: 9,117,544 9,236,110 10,210,925, 2015."},{"key":"e_1_3_2_1_7_1","first-page":"030","article-title":"Method, Apparatus and System for Providing a Memory Refresh","volume":"9","author":"Bains K.","year":"2015","unstructured":"K. Bains et al., \"Method, Apparatus and System for Providing a Memory Refresh,\" US Patent: 9,030,903, 2015.","journal-title":"US Patent"},{"key":"e_1_3_2_1_8_1","first-page":"299","article-title":"Distributed Row Hammer Tracking","volume":"9","author":"Bains K. S.","year":"2016","unstructured":"K. S. Bains and J. B. Halbert, \"Distributed Row Hammer Tracking,\" US Patent: 9,299,400, 2016.","journal-title":"US Patent"},{"key":"e_1_3_2_1_9_1","first-page":"083","article-title":"Row Hammer Monitoring Based on Stored Row Hammer Threshold Value","volume":"10","author":"Bains K. S.","year":"2016","unstructured":"K. S. Bains and J. B. Halbert, \"Row Hammer Monitoring Based on Stored Row Hammer Threshold Value,\" US Patent: 10,083,737, 2016.","journal-title":"US Patent"},{"key":"e_1_3_2_1_10_1","volume-title":"Software-only Reverse Engineering of Physical DRAM Mappings for Rowhammer Attacks,\" in IVSW","author":"Barenghi A.","year":"2018","unstructured":"A. Barenghi et al., \"Software-only Reverse Engineering of Physical DRAM Mappings for Rowhammer Attacks,\" in IVSW, 2018."},{"key":"e_1_3_2_1_11_1","volume-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation,\" in DRAMSec","author":"Bennett T.","year":"2021","unstructured":"T. Bennett et al., \"Panopticon: A Complete In-DRAM Rowhammer Mitigation,\" in DRAMSec, 2021."},{"key":"e_1_3_2_1_12_1","volume-title":"Curious Case of RowHammer: Flipping Secret Exponent Bits using Timing Analysis,\" in CHES","author":"Bhattacharya S.","year":"2016","unstructured":"S. Bhattacharya and D. Mukhopadhyay, \"Curious Case of RowHammer: Flipping Secret Exponent Bits using Timing Analysis,\" in CHES, 2016."},{"key":"e_1_3_2_1_13_1","volume-title":"Advanced Fault Attacks in Software: Exploiting the Rowhammer Bug,\" in Fault Tolerant Architectures for Cryptography and Hardware Security","author":"Bhattacharya S.","year":"2018","unstructured":"S. Bhattacharya and D. Mukhopadhyay, \"Advanced Fault Attacks in Software: Exploiting the Rowhammer Bug,\" in Fault Tolerant Architectures for Cryptography and Hardware Security, 2018."},{"key":"e_1_3_2_1_14_1","volume-title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,\" in PACT","author":"Boroumand A.","year":"2021","unstructured":"A. Boroumand et al., \"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,\" in PACT, 2021."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_2_1_16_1","volume-title":"Dedup Est Machina: Memory Deduplication as An Advanced Exploitation Vector,\" in S&P","author":"Bosman E.","year":"2016","unstructured":"E. Bosman et al., \"Dedup Est Machina: Memory Deduplication as An Advanced Exploitation Vector,\" in S&P, 2016."},{"key":"e_1_3_2_1_17_1","unstructured":"R. Boyer and J. S. Moore \"A Fast Majority Vote Algorithm \" Technical Report 35 Institute for Computer Science UT Austin 1982."},{"key":"e_1_3_2_1_18_1","volume-title":"Can't Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory,\" in USENIX Security","author":"Brasser F.","year":"2017","unstructured":"F. Brasser et al., \"Can't Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory,\" in USENIX Security, 2017."},{"key":"e_1_3_2_1_19_1","article-title":"SRASA: a Generalized Theoretical Framework for Security and Reliability Analysis in Computing Systems","author":"Bu L.","year":"2018","unstructured":"L. Bu et al., \"SRASA: a Generalized Theoretical Framework for Security and Reliability Analysis in Computing Systems,\" Journal of Hardware and Systems Security, 2018.","journal-title":"Journal of Hardware and Systems Security"},{"key":"e_1_3_2_1_20_1","volume-title":"Invited: Who is the Major Threat to Tomorrow's Security? You, the Hardware Designer,\" in DAC","author":"Burleson W.","year":"2016","unstructured":"W. Burleson et al., \"Invited: Who is the Major Threat to Tomorrow's Security? You, the Hardware Designer,\" in DAC, 2016."},{"key":"e_1_3_2_1_21_1","volume-title":"OpenSSL Bellcore's Protection Helps Fault Attack,\" in DSD","author":"Carre S.","year":"2018","unstructured":"S. Carre et al., \"OpenSSL Bellcore's Protection Helps Fault Attack,\" in DSD, 2018."},{"key":"e_1_3_2_1_22_1","volume-title":"Improving DRAM Performance by Parallelizing Refreshes with Accesses,\" in HPCA","author":"Chang K. K.","year":"2014","unstructured":"K. K. Chang et al., \"Improving DRAM Performance by Parallelizing Refreshes with Accesses,\" in HPCA, 2014."},{"key":"e_1_3_2_1_23_1","volume-title":"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA","author":"Chang K. K.","year":"2016","unstructured":"K. K. Chang et al., \"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA, 2016."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560688"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"e_1_3_2_1_26_1","volume-title":"Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks,\" in S&P","author":"Cojocar L.","year":"2019","unstructured":"L. Cojocar et al., \"Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks,\" in S&P, 2019."},{"key":"e_1_3_2_1_27_1","volume-title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,\" IEEE Access","author":"de Oliveira G. F.","year":"2021","unstructured":"G. F. de Oliveira et al., \"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,\" IEEE Access, 2021."},{"key":"e_1_3_2_1_28_1","volume-title":"SMASH: Synchronized Many-Sided Rowhammer Attacks from JavaScript,\" in USENIX Security","author":"de Ridder F.","year":"2021","unstructured":"F. de Ridder et al., \"SMASH: Synchronized Many-Sided Rowhammer Attacks from JavaScript,\" in USENIX Security, 2021."},{"key":"e_1_3_2_1_29_1","first-page":"885","article-title":"Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect","volume":"10","author":"Devaux F.","year":"2021","unstructured":"F. Devaux and R. Ayrignac, \"Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect,\" US Patent: 10,885,966, 2021.","journal-title":"US Patent"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2022NGP0008"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560673"},{"key":"e_1_3_2_1_32_1","volume-title":"SafeGuard: Reducing the Security Risk from RowHammer via Low-Cost Integrity Protection,\" in HPCA","author":"Fakhrzadehgan A.","year":"2022","unstructured":"A. Fakhrzadehgan et al., \"SafeGuard: Reducing the Security Risk from RowHammer via Low-Cost Integrity Protection,\" in HPCA, 2022."},{"key":"e_1_3_2_1_33_1","volume-title":"Computing Iceberg Queries Efficiently,\" VLDB","author":"Fang M.","year":"1998","unstructured":"M. Fang et al., \"Computing Iceberg Queries Efficiently,\" VLDB, 1998."},{"key":"e_1_3_2_1_34_1","article-title":"Finding a Majority Among N Votes: Solution to Problem 81-5","author":"Fischer M.","year":"1982","unstructured":"M. Fischer and S. Salzberg, \"Finding a Majority Among N Votes: Solution to Problem 81-5,\" Journal of Algorithms, 1982.","journal-title":"Journal of Algorithms"},{"key":"e_1_3_2_1_35_1","volume-title":"Exploiting Hardware Vulnerabilities to Attack Embedded System Devices: A Survey of Potent Microarchitectural Attacks,\" Electronics","author":"Fournaris A. P.","year":"2017","unstructured":"A. P. Fournaris et al., \"Exploiting Hardware Vulnerabilities to Attack Embedded System Devices: A Survey of Potent Microarchitectural Attacks,\" Electronics, 2017."},{"key":"e_1_3_2_1_36_1","volume-title":"March","author":"Fridley T.","year":"2015","unstructured":"T. Fridley and O. Santos, \"Mitigations Available for the DRAM Row Hammer Vulnerability,\" http:\/\/blogs.cisco.com\/security\/mitigations-available-for-the-dram-row-hammer-vulnerability, March 2015."},{"key":"e_1_3_2_1_37_1","volume-title":"Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU,\" in S&P","author":"Frigo P.","year":"2018","unstructured":"P. Frigo et al., \"Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU,\" in S&P, 2018."},{"key":"e_1_3_2_1_38_1","volume-title":"TRRespass: Exploiting the Many Sides of Target Row Refresh,\" in S&P","author":"Frigo P.","year":"2020","unstructured":"P. Frigo et al., \"TRRespass: Exploiting the Many Sides of Target Row Refresh,\" in S&P, 2020."},{"key":"e_1_3_2_1_39_1","volume-title":"On the Reliability of FeFET On-Chip Memory,\" TC","author":"Genssler P. R.","year":"2022","unstructured":"P. R. Genssler et al., \"On the Reliability of FeFET On-Chip Memory,\" TC, 2022."},{"key":"e_1_3_2_1_40_1","volume-title":"DRAM Row-hammer Attack Reduction using Dummy Cells,\" in NORCAS","author":"Gomez H.","year":"2016","unstructured":"H. Gomez et al., \"DRAM Row-hammer Attack Reduction using Dummy Cells,\" in NORCAS, 2016."},{"key":"e_1_3_2_1_41_1","first-page":"938","article-title":"Row Hammer Condition Monitoring","volume":"8","author":"Greenfield Z.","year":"2015","unstructured":"Z. Greenfield et al., \"Row Hammer Condition Monitoring,\" US Patent: 8,938,573, 2015.","journal-title":"US Patent"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_1_43_1","volume-title":"Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript,\" in DIMVA","author":"Gruss D.","year":"2016","unstructured":"D. Gruss et al., \"Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript,\" in DIMVA, 2016."},{"key":"e_1_3_2_1_44_1","volume-title":"Surround Gate Transistor With Epitaxially Grown Si Pillar and Simulation Study on Soft Error and Rowhammer Tolerance for DRAM,\" IEEE TED","author":"Han J.-W.","year":"2021","unstructured":"J.-W. Han et al., \"Surround Gate Transistor With Epitaxially Grown Si Pillar and Simulation Study on Soft Error and Rowhammer Tolerance for DRAM,\" IEEE TED, 2021."},{"key":"e_1_3_2_1_45_1","volume-title":"Energy Efficiency, and Reliability,\" in ISCA","author":"Hassan H.","year":"2019","unstructured":"H. Hassan et al., \"CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability,\" in ISCA, 2019."},{"key":"e_1_3_2_1_46_1","volume-title":"Efficiency, Reliability, and Security via Autonomous in-DRAM Maintenance Operations,\" arXiv:2207.13358","author":"Hassan H.","year":"2022","unstructured":"H. Hassan et al., \"A Case for Self-Managing DRAM Chips: Improving Performance, Efficiency, Reliability, and Security via Autonomous in-DRAM Maintenance Operations,\" arXiv:2207.13358, 2022."},{"key":"e_1_3_2_1_47_1","volume-title":"Custom RowHammer Patterns, and Implications,\" in MICRO","author":"Hassan H.","year":"2021","unstructured":"H. Hassan et al., \"Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications,\" in MICRO, 2021."},{"key":"e_1_3_2_1_48_1","volume-title":"SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,\" in HPCA","author":"Hassan H.","year":"2017","unstructured":"H. Hassan et al., \"SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,\" in HPCA, 2017."},{"key":"e_1_3_2_1_49_1","unstructured":"Hewlett-Packard Enterprise \"HP Moonshot Component Pack Version 2015.05.0 \" http:\/\/h17007.www1.hp.com\/us\/en\/enterprise\/servers\/products\/moonshot\/component-pack\/index.aspx 2015."},{"key":"e_1_3_2_1_50_1","volume-title":"Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks,\" in USENIX Security","author":"Hong S.","year":"2019","unstructured":"S. Hong et al., \"Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks,\" in USENIX Security, 2019."},{"key":"e_1_3_2_1_51_1","volume-title":"MASCAT: Stopping Microarchitectural Attacks Before Execution,\" IACR Cryptology","author":"Irazoqui G.","year":"2016","unstructured":"G. Irazoqui et al., \"MASCAT: Stopping Microarchitectural Attacks Before Execution,\" IACR Cryptology, 2016."},{"key":"e_1_3_2_1_52_1","volume-title":"Politecnico Milano","author":"Izzo N.","year":"2017","unstructured":"N. Izzo, \"Reliably Achieving and Efficiently Preventing Rowhammer Attacks,\" Ph.D. dissertation, Politecnico Milano, 2017."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_2_1_54_1","volume-title":"Blacksmith: Scalable Rowhammering in the Frequency Domain,\" in S&P","author":"Jattke P.","year":"2022","unstructured":"P. Jattke et al., \"Blacksmith: Scalable Rowhammering in the Frequency Domain,\" in S&P, 2022."},{"key":"e_1_3_2_1_55_1","volume-title":"JESD79-5: DDR5 SDRAM Standard","author":"JEDEC","year":"2020","unstructured":"JEDEC, JESD79-5: DDR5 SDRAM Standard, 2020."},{"key":"e_1_3_2_1_56_1","volume-title":"JEP300-1: Near-Term DRAM Level RowHammer Mitigation","author":"JEDEC","year":"2021","unstructured":"JEDEC, JEP300-1: Near-Term DRAM Level RowHammer Mitigation, 2021."},{"key":"e_1_3_2_1_57_1","volume-title":"JEP301-1: System Level RowHammer Mitigation","author":"JEDEC","year":"2021","unstructured":"JEDEC, JEP301-1: System Level RowHammer Mitigation, 2021."},{"key":"e_1_3_2_1_58_1","unstructured":"JEDEC \"JEDEC Global Standards for the Microelectronics Industry \" https:\/\/www.jedec.org\/ 2022."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329811"},{"key":"e_1_3_2_1_60_1","volume-title":"Learning to Mitigate RowHammer Attacks,\" in DATE","author":"Joardar B. K.","year":"2022","unstructured":"B. K. Joardar et al., \"Learning to Mitigate RowHammer Attacks,\" in DATE, 2022."},{"key":"e_1_3_2_1_61_1","volume-title":"Machine Learning-based Rowhammer Mitigation,\" TCAD","author":"Joardar B. K.","year":"2022","unstructured":"B. K. Joardar et al., \"Machine Learning-based Rowhammer Mitigation,\" TCAD, 2022."},{"key":"e_1_3_2_1_62_1","volume-title":"CSI: Rowhammer-Cryptographic Security and Integrity against Rowhammer (to appear),\" in S&P","author":"Juffinger J.","year":"2023","unstructured":"J. Juffinger et al., \"CSI: Rowhammer-Cryptographic Security and Integrity against Rowhammer (to appear),\" in S&P, 2023."},{"key":"e_1_3_2_1_63_1","volume-title":"page 13","author":"Kaczmarski M.","year":"2014","unstructured":"M. Kaczmarski, \"Thoughts on Intel Xeon E5-2600 v2 Product Family Performance Optimisation - Component Selection Guidelines,\" http:\/\/infobazy.gda.pl\/2014\/pliki\/prezentacje\/d2s2e4-Kaczmarski-Optymalna.pdf, page 13, 2014."},{"key":"e_1_3_2_1_64_1","volume-title":"Profiling a Warehouse-Scale Computer,\" in ISCA","author":"Kanev S.","year":"2015","unstructured":"S. Kanev et al., \"Profiling a Warehouse-Scale Computer,\" in ISCA, 2015."},{"key":"e_1_3_2_1_65_1","volume-title":"Time Window Optimized for DRAM Row-Hammer Prevention,\" IEEE Access","author":"Kang I.","year":"2020","unstructured":"I. Kang et al., \"CAT-TWO: Counter-Based Adaptive Tree, Time Window Optimized for DRAM Row-Hammer Prevention,\" IEEE Access, 2020."},{"key":"e_1_3_2_1_66_1","volume-title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,\" in The Memory Forum","author":"Kang U.","year":"2014","unstructured":"U. Kang et al., \"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,\" in The Memory Forum, 2014."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/762471.762473"},{"key":"e_1_3_2_1_68_1","volume-title":"Analysis of Row Hammer Attack on STTRAM,\" in ICCD","author":"Khan M. N. I.","year":"2018","unstructured":"M. N. I. Khan and S. Ghosh, \"Analysis of Row Hammer Attack on STTRAM,\" in ICCD, 2018."},{"key":"e_1_3_2_1_69_1","volume-title":"Architectural Support for Mitigating Row Hammering in DRAM Memories,\" IEEE CAL","author":"Kim D.-H.","year":"2014","unstructured":"D.-H. Kim et al., \"Architectural Support for Mitigating Row Hammering in DRAM Memories,\" IEEE CAL, 2014."},{"key":"e_1_3_2_1_70_1","volume-title":"Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques,\" in ISCA","author":"Kim J. S.","year":"2020","unstructured":"J. S. Kim et al., \"Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques,\" in ISCA, 2020."},{"key":"e_1_3_2_1_71_1","volume-title":"Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh,\" in HPCA","author":"Kim M. J.","year":"2022","unstructured":"M. J. Kim et al., \"Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh,\" in HPCA, 2022."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_73_1","volume-title":"Ramulator: A Fast and Extensible DRAM Simulator,\" CAL","author":"Kim Y.","year":"2015","unstructured":"Y. Kim et al., \"Ramulator: A Fast and Extensible DRAM Simulator,\" CAL, 2015."},{"key":"e_1_3_2_1_74_1","volume-title":"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" in ISCA","author":"Kim Y.","year":"2012","unstructured":"Y. Kim et al., \"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" in ISCA, 2012."},{"key":"e_1_3_2_1_75_1","volume-title":"Half-Double: Hammering From the Next Row Over,\" in USENIX Security","author":"Kogler A.","year":"2022","unstructured":"A. Kogler et al., \"Half-Double: Hammering From the Next Row Over,\" in USENIX Security, 2022."},{"key":"e_1_3_2_1_76_1","volume-title":"ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks,\" in OSDI","author":"Konoth R. K.","year":"2018","unstructured":"R. K. Konoth et al., \"ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks,\" in OSDI, 2018."},{"key":"e_1_3_2_1_77_1","volume-title":"RAMBleed: Reading Bits in Memory Without Accessing Them,\" in S&P","author":"Kwong A.","year":"2020","unstructured":"A. Kwong et al., \"RAMBleed: Reading Bits in Memory Without Accessing Them,\" in S&P, 2020."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_2_1_79_1","volume-title":"TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering,\" IEEE CAL","author":"Lee E.","year":"2018","unstructured":"E. Lee et al., \"TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering,\" IEEE CAL, 2018."},{"key":"e_1_3_2_1_80_1","volume-title":"CryoGuard: A Near Refresh-Free Robust DRAM Design for Cryogenic Computing,\" in ISCA","author":"Lee G.-H.","year":"2021","unstructured":"G.-H. Lee et al., \"CryoGuard: A Near Refresh-Free Robust DRAM Design for Cryogenic Computing,\" in ISCA, 2021."},{"key":"e_1_3_2_1_81_1","unstructured":"J. Lee \"Green Memory Solution \" Samsung Electronics Investor's Forum 2014."},{"key":"e_1_3_2_1_82_1","unstructured":"Lenovo \"Row Hammer Privilege Escalation \" https:\/\/support.lenovo.com\/us\/en\/product_security\/row_hammer 2015."},{"key":"e_1_3_2_1_83_1","volume-title":"Write Disturb Analyses on Half-Selected Cells of Cross-Point RRAM Arrays,\" in IRPS","author":"Li H.","year":"2014","unstructured":"H. Li et al., \"Write Disturb Analyses on Half-Selected Cells of Cross-Point RRAM Arrays,\" in IRPS, 2014."},{"key":"e_1_3_2_1_84_1","volume-title":"Nethammer: Inducing Rowhammer Faults Through Network Requests,\" arXiv:1805.04956","author":"Lipp M.","year":"2018","unstructured":"M. Lipp et al., \"Nethammer: Inducing Rowhammer Faults Through Network Requests,\" arXiv:1805.04956, 2018."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"e_1_3_2_1_86_1","volume-title":"Generating Robust DNN with Resistance to Bit-Flip based Adversarial Weight Attack,\" IEEE TC","author":"Liu L.","year":"2022","unstructured":"L. Liu et al., \"Generating Robust DNN with Resistance to Bit-Flip based Adversarial Weight Attack,\" IEEE TC, 2022."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465295"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527427"},{"key":"e_1_3_2_1_89_1","unstructured":"I. A. Lovecruft \"Tweet about RowHammer Mitigation on x210 \" https:\/\/twitter.com\/isislovecruft\/status\/1021939922754723841 2018."},{"key":"e_1_3_2_1_90_1","volume-title":"Revisiting Residue Codes for Modern Memories,\" in MICRO","author":"Manzhosov E.","year":"2022","unstructured":"E. Manzhosov et al., \"Revisiting Residue Codes for Modern Memories,\" in MICRO, 2022."},{"key":"e_1_3_2_1_91_1","volume-title":"ProTRR: Principled yet Optimal In-DRAM Target Row Refresh,\" in S&P","author":"Marazzi M.","year":"2022","unstructured":"M. Marazzi et al., \"ProTRR: Principled yet Optimal In-DRAM Target Row Refresh,\" in S&P, 2022."},{"key":"e_1_3_2_1_92_1","volume-title":"4Gb: x4, x8, x16 DDR4 SDRAM Features","author":"Micron Inc.","year":"2014","unstructured":"Micron Inc., SDRAM, 4Gb: x4, x8, x16 DDR4 SDRAM Features, 2014."},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.5555\/867576"},{"key":"e_1_3_2_1_94_1","volume-title":"A Systems Architecture Perspective,\" in IMW","author":"Mutlu O.","year":"2013","unstructured":"O. Mutlu, \"Memory Scaling: A Systems Architecture Perspective,\" in IMW, 2013."},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"crossref","unstructured":"O. Mutlu \"The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser \" in DATE 2017.","DOI":"10.23919\/DATE.2017.7927156"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"crossref","unstructured":"O. Mutlu \"RowHammer and Beyond \" in COSADE 2019.","DOI":"10.1007\/978-3-030-16350-1_1"},{"key":"e_1_3_2_1_97_1","volume-title":"A Modern Primer on Processing in Memory,\" in Emerging Computing: From Devices to Systems --- Looking Beyond Moore and Von Neumann","author":"Mutlu O.","year":"2021","unstructured":"O. Mutlu et al., \"A Modern Primer on Processing in Memory,\" in Emerging Computing: From Devices to Systems --- Looking Beyond Moore and Von Neumann. Springer, 2021. [Online]. Available: https:\/\/arxiv.org\/abs\/2012.03112"},{"key":"e_1_3_2_1_98_1","volume-title":"RowHammer: A Retrospective,\" IEEE TCAD Special Issue on Top Picks in Hardware and Embedded Security","author":"Mutlu O.","year":"2019","unstructured":"O. Mutlu and J. Kim, \"RowHammer: A Retrospective,\" IEEE TCAD Special Issue on Top Picks in Hardware and Embedded Security, 2019."},{"key":"e_1_3_2_1_99_1","volume-title":"Research Problems and Opportunities in Memory Systems,\" SUPERFRI","author":"Mutlu O.","year":"2014","unstructured":"O. Mutlu and L. Subramanian, \"Research Problems and Opportunities in Memory Systems,\" SUPERFRI, 2014."},{"key":"e_1_3_2_1_100_1","volume-title":"ALARM: Active LeArning of Rowhammer Mitigations,\" https:\/\/users.sussex.ac.uk\/~mfb21\/rh-draft.pdf","author":"Naseredini A.","year":"2022","unstructured":"A. Naseredini et al., \"ALARM: Active LeArning of Rowhammer Mitigations,\" https:\/\/users.sussex.ac.uk\/~mfb21\/rh-draft.pdf, 2022."},{"key":"e_1_3_2_1_101_1","volume-title":"Write Disturb in Ferroelectric FETs and Its Implication for 1T-FeFET AND Memory Arrays,\" IEEE EDL","author":"Ni K.","year":"2018","unstructured":"K. Ni et al., \"Write Disturb in Ferroelectric FETs and Its Implication for 1T-FeFET AND Memory Arrays,\" IEEE EDL, 2018."},{"key":"e_1_3_2_1_102_1","volume-title":"Reliable Rowhammer Attack and Mitigation Based on Reverse Engineering Memory Address Mapping Algorithms,\" in WISA","author":"Oh S.","year":"2018","unstructured":"S. Oh and J. Kim, \"Reliable Rowhammer Attack and Mitigation Based on Reverse Engineering Memory Address Mapping Algorithms,\" in WISA, 2018."},{"key":"e_1_3_2_1_103_1","volume-title":"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips,\" arXiv","author":"Olgun A.","year":"2022","unstructured":"A. Olgun et al., \"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips,\" arXiv, 2022."},{"key":"e_1_3_2_1_104_1","volume-title":"PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,\" TACO","author":"Olgun A.","year":"2022","unstructured":"A. Olgun et al., \"PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,\" TACO, 2022."},{"key":"e_1_3_2_1_105_1","volume-title":"Keeping Your Communiqu\u00e9s Secret,\" https:\/\/www.openssh.com\/","year":"2017","unstructured":"OpenSSH, \"OpenSSH: Keeping Your Communiqu\u00e9s Secret,\" https:\/\/www.openssh.com\/, 2017."},{"key":"e_1_3_2_1_106_1","volume-title":"SpyHammer: Using RowHammer to Remotely Spy on Temperature,\" arXiv:2210.04084","author":"Orosa L.","year":"2022","unstructured":"L. Orosa et al., \"SpyHammer: Using RowHammer to Remotely Spy on Temperature,\" arXiv:2210.04084, 2022."},{"key":"e_1_3_2_1_107_1","volume-title":"A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses,\" in MICRO","author":"Orosa L.","year":"2021","unstructured":"L. Orosa et al., \"A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses,\" in MICRO, 2021."},{"key":"e_1_3_2_1_108_1","volume-title":"Row Hammer Reduction Using a Buried Insulator in a Buried Channel Array Transistor,\" IEEE TED","author":"Park J. H.","year":"2022","unstructured":"J. H. Park et al., \"Row Hammer Reduction Using a Buried Insulator in a Buried Channel Array Transistor,\" IEEE TED, 2022."},{"key":"e_1_3_2_1_109_1","volume-title":"Experiments and Root Cause Analysis for Active-precharge Hammering Fault in DDR3 SDRAM under 3\u00d7 nm Technology,\" Microelectronics Reliability","author":"Park K.","year":"2016","unstructured":"K. Park et al., \"Experiments and Root Cause Analysis for Active-precharge Hammering Fault in DDR3 SDRAM under 3\u00d7 nm Technology,\" Microelectronics Reliability, 2016."},{"key":"e_1_3_2_1_110_1","volume-title":"Statistical Distributions of Row-hammering Induced Failures in DDR3 Components,\" Microelectronics Reliability","author":"Park K.","year":"2016","unstructured":"K. Park et al., \"Statistical Distributions of Row-hammering Induced Failures in DDR3 Components,\" Microelectronics Reliability, 2016."},{"key":"e_1_3_2_1_111_1","volume-title":"Graphene: Strong yet Lightweight Row Hammer Protection,\" in MICRO","author":"Park Y.","year":"2020","unstructured":"Y. Park et al., \"Graphene: Strong yet Lightweight Row Hammer Protection,\" in MICRO, 2020."},{"key":"e_1_3_2_1_112_1","volume-title":"A Case for Transparent Reliability in DRAM Systems,\" arXiv:2204.10378","author":"Patel M.","year":"2022","unstructured":"M. Patel et al., \"A Case for Transparent Reliability in DRAM Systems,\" arXiv:2204.10378, 2022. [Online]. Available: https:\/\/arxiv.org\/abs\/2204.10378"},{"key":"e_1_3_2_1_113_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks,\" in USENIX Security","author":"Pessl P.","year":"2016","unstructured":"P. Pessl et al., \"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks,\" in USENIX Security, 2016."},{"key":"e_1_3_2_1_114_1","volume-title":"Attacking Deterministic Signature Schemes using Fault Attacks,\" in EuroS&P","author":"Poddebniak D.","year":"2018","unstructured":"D. Poddebniak et al., \"Attacking Deterministic Signature Schemes using Fault Attacks,\" in EuroS&P, 2018."},{"key":"e_1_3_2_1_115_1","volume-title":"Half-Double: Next-Row-Over Assisted RowHammer,\" https:\/\/github.com\/google\/hammer-kit\/blob\/main\/20210525_half_double.pdf","author":"Qazi S.","year":"2021","unstructured":"S. Qazi et al., \"Half-Double: Next-Row-Over Assisted RowHammer,\" https:\/\/github.com\/google\/hammer-kit\/blob\/main\/20210525_half_double.pdf, 2021."},{"key":"e_1_3_2_1_116_1","volume-title":"Introducing Half-Double New Hammering Technique for DRAM RowHammer Bug,\" https:\/\/security.googleblog.com\/2021\/05\/introducing-half-double-new-hammering.html","author":"Qazi S.","year":"2021","unstructured":"S. Qazi et al., \"Introducing Half-Double New Hammering Technique for DRAM RowHammer Bug,\" https:\/\/security.googleblog.com\/2021\/05\/introducing-half-double-new-hammering.html, 2021."},{"key":"e_1_3_2_1_117_1","volume-title":"A New Approach for RowHammer Attacks,\" in HOST","author":"Qiao R.","year":"2016","unstructured":"R. Qiao et al., \"A New Approach for RowHammer Attacks,\" in HOST, 2016."},{"key":"e_1_3_2_1_118_1","unstructured":"M. Qureshi \"Rethinking ECC in the Era of Row-Hammer \" DRAMSec 2021."},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"e_1_3_2_1_120_1","volume-title":"DeepSteal: Advanced Model Extractions Leveraging Efficient Weight Stealing in Memories,\" in S&P","author":"Rakin A. S.","year":"2022","unstructured":"A. S. Rakin et al., \"DeepSteal: Advanced Model Extractions Leveraging Efficient Weight Stealing in Memories,\" in S&P, 2022."},{"key":"e_1_3_2_1_121_1","volume-title":"Flip Feng Shui: Hammering a Needle in the Software Stack,\" in USENIX Security","author":"Razavi K.","year":"2016","unstructured":"K. Razavi et al., \"Flip Feng Shui: Hammering a Needle in the Software Stack,\" in USENIX Security, 2016."},{"key":"e_1_3_2_1_122_1","volume-title":"NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories,\" IEEE CAL","author":"Rezaei S. H. S.","year":"2020","unstructured":"S. H. S. Rezaei et al., \"NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories,\" IEEE CAL, 2020."},{"key":"e_1_3_2_1_123_1","volume-title":"Overcoming the Reliability Limitation in the Ultimately Scaled DRAM using Silicon Migration Technique by Hydrogen Annealing,\" in IEDM","author":"Ryu S.-W.","year":"2017","unstructured":"S.-W. Ryu et al., \"Overcoming the Reliability Limitation in the Ultimately Scaled DRAM using Silicon Migration Technique by Hydrogen Annealing,\" in IEDM, 2017."},{"key":"e_1_3_2_1_124_1","unstructured":"SAFARI Research Group \"Ramulator --- GitHub Repository \" https:\/\/github.com\/CMU-SAFARI\/ramulator."},{"key":"e_1_3_2_1_125_1","unstructured":"SAFARI Research Group \"RowHammer --- GitHub Repository \" https:\/\/github.com\/CMU-SAFARI\/rowhammer 2014."},{"key":"e_1_3_2_1_126_1","unstructured":"SAFARI Research Group \"SoftMC --- GitHub Repository \" https:\/\/github.com\/CMU-SAFARI\/softmc 2017."},{"key":"e_1_3_2_1_127_1","unstructured":"SAFARI Research Group \"BlockHammer --- GitHub Repository \" https:\/\/github.com\/CMU-SAFARI\/blockhammer 2021."},{"key":"e_1_3_2_1_128_1","unstructured":"SAFARI Research Group \"DRAM Bender --- GitHub Repository \" https:\/\/github.com\/CMU-SAFARI\/DRAM-Bender 2022."},{"key":"e_1_3_2_1_129_1","unstructured":"SAFARI Research Group \"PiDRAM Source Code \" https:\/\/github.com\/CMU-SAFARI\/PiDRAM 2022."},{"key":"e_1_3_2_1_130_1","unstructured":"SAFARI Research Group \"Self-Managing DRAM (SMD) Source Code \" https:\/\/github.com\/CMU-SAFARI\/SelfManagingDRAM 2022."},{"key":"e_1_3_2_1_131_1","volume-title":"Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation Between Aggressor and Victim Rows,\" in ASPLOS","author":"Saileshwar G.","year":"2022","unstructured":"G. Saileshwar et al., \"Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation Between Aggressor and Victim Rows,\" in ASPLOS, 2022."},{"key":"e_1_3_2_1_132_1","volume-title":"The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses,\" in IRPS","author":"Saroiu S.","year":"2022","unstructured":"S. Saroiu et al., \"The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses,\" in IRPS, 2022."},{"key":"e_1_3_2_1_133_1","volume-title":"AQUA: Scalable Rowhammer Mitigation by Quarantining Aggressor Rows at Runtime,\" in MICRO","author":"Saxena A.","year":"2022","unstructured":"A. Saxena et al., \"AQUA: Scalable Rowhammer Mitigation by Quarantining Aggressor Rows at Runtime,\" in MICRO, 2022."},{"key":"e_1_3_2_1_134_1","volume-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,\" Black Hat","author":"Seaborn M.","year":"2015","unstructured":"M. Seaborn and T. Dullien, \"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,\" Black Hat, 2015."},{"key":"e_1_3_2_1_135_1","volume-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,\" http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html","author":"Seaborn M.","year":"2015","unstructured":"M. Seaborn and T. Dullien, \"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,\" http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html, 2015."},{"key":"e_1_3_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_138_1","volume-title":"Mitigating Wordline Crosstalk Using Adaptive Trees of Counters,\" in ISCA","author":"Seyedzadeh S. M.","year":"2018","unstructured":"S. M. Seyedzadeh et al., \"Mitigating Wordline Crosstalk Using Adaptive Trees of Counters,\" in ISCA, 2018."},{"key":"e_1_3_2_1_139_1","volume-title":"Counter-based Tree Structure for Row Hammering Mitigation in DRAM,\" IEEE CAL","author":"Seyedzadeh S. M.","year":"2017","unstructured":"S. M. Seyedzadeh et al., \"Counter-based Tree Structure for Row Hammering Mitigation in DRAM,\" IEEE CAL, 2017."},{"key":"e_1_3_2_1_140_1","volume-title":"Making DRAM Stronger Against Row Hammering,\" in DAC","author":"Son M.","year":"2017","unstructured":"M. Son et al., \"Making DRAM Stronger Against Row Hammering,\" in DAC, 2017."},{"key":"e_1_3_2_1_141_1","volume-title":"Defeating Software Mitigations Against Rowhammer: A Surgical Precision Hammer,\" in RAID","author":"Tatar A.","year":"2018","unstructured":"A. Tatar et al., \"Defeating Software Mitigations Against Rowhammer: A Surgical Precision Hammer,\" in RAID, 2018."},{"key":"e_1_3_2_1_142_1","volume-title":"Throwhammer: Rowhammer Attacks Over the Network and Defenses,\" in USENIX ATC","author":"Tatar A.","year":"2018","unstructured":"A. Tatar et al., \"Throwhammer: Rowhammer Attacks Over the Network and Defenses,\" in USENIX ATC, 2018."},{"key":"e_1_3_2_1_143_1","volume-title":"SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks,\" in S&P","author":"Tobah Y.","year":"2022","unstructured":"Y. Tobah et al., \"SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks,\" in S&P, 2022."},{"key":"e_1_3_2_1_144_1","volume-title":"Toward Realistic Backdoor Injection Attacks on DNNs using RowHammer,\" arXiv:2110.07683","author":"Tol M. C.","year":"2022","unstructured":"M. C. Tol et al., \"Toward Realistic Backdoor Injection Attacks on DNNs using RowHammer,\" arXiv:2110.07683, 2022."},{"key":"e_1_3_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_2_1_146_1","volume-title":"GuardION: Practical Mitigation of DMA-Based Rowhammer Attacks on ARM,\" in DIMVA","author":"van der Veen V.","year":"2018","unstructured":"V. van der Veen et al., \"GuardION: Practical Mitigation of DMA-Based Rowhammer Attacks on ARM,\" in DIMVA, 2018."},{"key":"e_1_3_2_1_147_1","volume-title":"On DRAM RowHammer and the Physics on Insecurity,\" IEEE TED","author":"Walker A. J.","year":"2021","unstructured":"A. J. Walker et al., \"On DRAM RowHammer and the Physics on Insecurity,\" IEEE TED, 2021."},{"key":"e_1_3_2_1_148_1","volume-title":"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,\" in MICRO","author":"Wang Y.","year":"2020","unstructured":"Y. Wang et al., \"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,\" in MICRO, 2020."},{"key":"e_1_3_2_1_149_1","volume-title":"JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms,\" arXiv:1912.11523","author":"Weissman Z.","year":"2020","unstructured":"Z. Weissman et al., \"JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms,\" arXiv:1912.11523, 2020."},{"key":"e_1_3_2_1_150_1","volume-title":"Protecting Page Tables from RowHammer Attacks using Monotonic Pointers in DRAM True-Cells,\" ASPLOS","author":"Wu X.-C.","year":"2019","unstructured":"X.-C. Wu et al., \"Protecting Page Tables from RowHammer Attacks using Monotonic Pointers in DRAM True-Cells,\" ASPLOS, 2019."},{"key":"e_1_3_2_1_151_1","volume-title":"One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation,\" in USENIX Security","author":"Xiao Y.","year":"2016","unstructured":"Y. Xiao et al., \"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation,\" in USENIX Security, 2016."},{"key":"e_1_3_2_1_152_1","volume-title":"Security Analysis of the Silver Bullet Technique for RowHammer Prevention,\" arXiv:2106.07084","author":"Ya\u011fl\u0131kc\u0131 A. G.","year":"2021","unstructured":"A. G. Ya\u011fl\u0131kc\u0131 et al., \"Security Analysis of the Silver Bullet Technique for RowHammer Prevention,\" arXiv:2106.07084, 2021."},{"key":"e_1_3_2_1_153_1","volume-title":"Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices,\" in DSN","author":"Ya\u011fl\u0131kc\u0131 A. G.","year":"2022","unstructured":"A. G. Ya\u011fl\u0131kc\u0131 et al., \"Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices,\" in DSN, 2022."},{"key":"e_1_3_2_1_154_1","volume-title":"HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips,\" in MICRO","author":"Ya\u011fl\u0131kc\u0131 A. G.","year":"2022","unstructured":"A. G. Ya\u011fl\u0131kc\u0131 et al., \"HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips,\" in MICRO, 2022."},{"key":"e_1_3_2_1_155_1","volume-title":"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows,\" in HPCA","author":"Ya\u011fl\u0131kc\u0131 A. G.","year":"2021","unstructured":"A. G. Ya\u011fl\u0131kc\u0131 et al., \"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows,\" in HPCA, 2021."},{"key":"e_1_3_2_1_156_1","doi-asserted-by":"crossref","unstructured":"T. Yang and X.-W. Lin \"Trap-Assisted DRAM Row Hammer Effect \" EDL 2019.","DOI":"10.1109\/LED.2019.2891260"},{"key":"e_1_3_2_1_157_1","volume-title":"Deephammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips,\" in USENIX Security","author":"Yao F.","year":"2020","unstructured":"F. Yao et al., \"Deephammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips,\" in USENIX Security, 2020."},{"key":"e_1_3_2_1_158_1","volume-title":"Mitigating Row-Hammering Based on Memory Locality,\" in DAC","author":"You J. M.","year":"2019","unstructured":"J. M. You and J.-S. Yang, \"MRLoc: Mitigating Row-Hammering Based on Memory Locality,\" in DAC, 2019."},{"key":"e_1_3_2_1_159_1","volume-title":"Study of TID Effects on One Row Hammering using Gamma in DDR4 SDRAMs,\" in IRPS","author":"Yun D.","year":"2018","unstructured":"D. Yun et al., \"Study of TID Effects on One Row Hammering using Gamma in DDR4 SDRAMs,\" in IRPS, 2018."},{"key":"e_1_3_2_1_160_1","doi-asserted-by":"publisher","DOI":"10.1145\/3266444.3266454"},{"key":"e_1_3_2_1_161_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00060"},{"key":"e_1_3_2_1_162_1","volume-title":"PTHammer: Cross-User-Kernel-Boundary Rowhammer Through Implicit Accesses,\" in MICRO","author":"Zhang Z.","year":"2020","unstructured":"Z. Zhang et al., \"PTHammer: Cross-User-Kernel-Boundary Rowhammer Through Implicit Accesses,\" in MICRO, 2020."},{"key":"e_1_3_2_1_163_1","volume-title":"SoftTRR: Protect Page Tables against Rowhammer Attacks using Software-only Target Row Refresh,\" in USENIX ATC","author":"Zhang Z.","year":"2022","unstructured":"Z. Zhang et al., \"SoftTRR: Protect Page Tables against Rowhammer Attacks using Software-only Target Row Refresh,\" in USENIX ATC, 2022."},{"key":"e_1_3_2_1_164_1","volume-title":"Implicit Hammer: Cross-Privilege-Boundary Rowhammer through Implicit Accesses,\" IEEE TDSC","author":"Zhang Z.","year":"2022","unstructured":"Z. Zhang et al., \"Implicit Hammer: Cross-Privilege-Boundary Rowhammer through Implicit Accesses,\" IEEE TDSC, 2022."},{"key":"e_1_3_2_1_165_1","volume-title":"TrojViT: Trojan Insertion in Vision Transformers,\" arXiv:2208.13049","author":"Zheng M.","year":"2022","unstructured":"M. Zheng et al., \"TrojViT: Trojan Insertion in Vision Transformers,\" arXiv:2208.13049, 2022."},{"key":"e_1_3_2_1_166_1","volume-title":"LT-PIM: An LUT-based Processing-in-DRAM Architecture with RowHammer Self-Tracking,\" IEEE CAL","author":"Zhou R.","year":"2022","unstructured":"R. Zhou et al., \"LT-PIM: An LUT-based Processing-in-DRAM Architecture with RowHammer Self-Tracking,\" IEEE CAL, 2022."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568350","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3568350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:35:54Z","timestamp":1767807354000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568350"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":166,"alternative-id":["10.1145\/3566097.3568350","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3568350","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}