{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:12:08Z","timestamp":1772554328475,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3568353","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"365-371","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["FPGA Based Countermeasures against Side Channel Attacks on Block Ciphers"],"prefix":"10.1145","author":[{"given":"Darshana","family":"Jayasinghe","sequence":"first","affiliation":[{"name":"UNSW, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Udugama","sequence":"additional","affiliation":[{"name":"UNSW, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"UNSW, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Federal Information Processing Standards Publication 197 announcing the advanced encryption standard (aes)."},{"key":"e_1_3_2_1_2_1","first-page":"2","article-title":"Leakage power analysis attacks: A novel class of attacks to nanometer cryptographic circuits. Circuits and Systems I: Regular Papers","volume":"57","author":"Alioto M.","year":"2010","unstructured":"Alioto, M., Giancane, L., Scotti, G., and Trifiletti, A. Leakage power analysis attacks: A novel class of attacks to nanometer cryptographic circuits. Circuits and Systems I: Regular Papers, IEEE Transactions on 57, 2 (Feb 2010), 355--367.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681650"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873554"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774887"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"e_1_3_2_1_7_1","volume-title":"Paper 2022\/1416","author":"Brisfors M.","year":"2022","unstructured":"Brisfors, M., Moraitis, M., and Dubrova, E. Side-channel attack countermeasures based on clock randomization have a fundamental flaw. Cryptology ePrint Archive, Paper 2022\/1416, 2022. https:\/\/eprint.iacr.org\/2022\/1416."},{"key":"e_1_3_2_1_8_1","unstructured":"Canivet G. Maistri P. Leveugle R. Cl\u00e9di\u00e8re J. Valette F. and Renaudin M. Glitch and laser fault attacks onto a secure aes implementation on a sram-based fpga."},{"key":"e_1_3_2_1_9_1","volume-title":"Electromagnetic side channels of an fpga implementation of aes. IACR Cryptology ePrint Archive 2004 (01","author":"Carlier V.","year":"2004","unstructured":"Carlier, V., Chabanne, H., Dottax, E., and Pelletier, H. Electromagnetic side channels of an fpga implementation of aes. IACR Cryptology ePrint Archive 2004 (01 2004), 145."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37453-1_34"},{"key":"e_1_3_2_1_11_1","volume-title":"Diagnostic imaging","author":"Corporation","year":"2021","unstructured":"Corporation, I. Diagnostic imaging, 2021. https:\/\/www.intel.com.au\/content\/www\/au\/en\/healthcare-it\/products\/programmable\/applications\/diagnostic-imaging.html."},{"key":"e_1_3_2_1_12_1","first-page":"547","article-title":"Sifa: Exploiting ineffective fault inductions on symmetric cryptography","volume":"18","author":"Dobraunig C.","year":"2018","unstructured":"Dobraunig, C., Eichlseder, M., Korak, T., Mangard, S., Mendel, F., and Primas, R. Sifa: Exploiting ineffective fault inductions on symmetric cryptography. CHES 18 2018 (2018), 547--572.","journal-title":"CHES"},{"key":"e_1_3_2_1_13_1","unstructured":"Fritzke A. W. Obfuscating Against Side-Channel Power Analysis Using Hiding Techniques for AES. PhD thesis Department Of The Air Force Air University 2012."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994789"},{"key":"e_1_3_2_1_16_1","first-page":"33","volume-title":"Generic side-channel countermeasures for reconfigurable devices. CHES'11","author":"G\u00fcneysu T.","unstructured":"G\u00fcneysu, T., and Moradi, A. Generic side-channel countermeasures for reconfigurable devices. CHES'11, Springer-Verlag, pp. 33--48."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974678"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324539"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317899"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3100618"},{"key":"e_1_3_2_1_21_1","volume-title":"Quadseal: Quadruple balancing to mitigate power analysis attacks with variability effects and electromagnetic fault injection attacks. ACM TODAES 26, 5 (jun","author":"Jayasinghe D.","year":"2021","unstructured":"Jayasinghe, D., Ignjatovic, A., Ragel, R., Ambrose, J. A., and Parameswaran, S. Quadseal: Quadruple balancing to mitigate power analysis attacks with variability effects and electromagnetic fault injection attacks. ACM TODAES 26, 5 (jun 2021)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966796"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/646764.703989"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Krautter J. et al. Active fences against voltage-based side channels in multitenant fpgas. Cryptology ePrint Archive Report 2019\/1152.","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513104"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.04.012"},{"key":"e_1_3_2_1_27_1","first-page":"201","article-title":"Fpga implementation and analysis of random delay insertion countermeasure against dpa","volume":"2008","author":"Lu Y.","year":"2008","unstructured":"Lu, Y., O'Neill, M. P., and McCanny, J. V. Fpga implementation and analysis of random delay insertion countermeasure against dpa. In FTP 2008 (Dec 2008), pp. 201--208.","journal-title":"FTP"},{"key":"e_1_3_2_1_28_1","unstructured":"Mace F. Standaert F.-X. Hassoune I. Legat J.-D. and Quisquater J.-J. A dynamic current mode logic to counteract power analysis attacks."},{"key":"e_1_3_2_1_29_1","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)","author":"Mangard S.","year":"2007","unstructured":"Mangard, S., Oswald, E., and Popp, T. Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security). Springer-Verlag New York, Inc., Secaucus, NJ, USA, 2007."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_12"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_31"},{"key":"e_1_3_2_1_32_1","first-page":"849","article-title":"Bcdl: A high speed balanced dpl for fpga with global precharge and no early evaluation","volume":"2010","author":"Nassar M.","year":"2010","unstructured":"Nassar, M., Bhasin, S., Danger, J.-L., Duc, G., and Guilley, S. Bcdl: A high speed balanced dpl for fpga with global precharge and no early evaluation. In DATE 2010 (March 2010), pp. 849--854.","journal-title":"DATE"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176671"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00118"},{"key":"e_1_3_2_1_35_1","volume-title":"COSADE 2011","author":"Regazzoni F.","year":"2011","unstructured":"Regazzoni, F., Yi, W., and Standaert, F.-X. Fpga implementations of the aes masked against power analysis attacks. In COSADE 2011 (Darmstadt, Germany, February 2011)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342177"},{"key":"e_1_3_2_1_37_1","first-page":"4","article-title":"Design and analysis of dual-rail circuits for security applications. Computers","volume":"54","author":"Sokolov D.","year":"2005","unstructured":"Sokolov, D., Murphy, J., Bystrov, A., and Yakovlev, A. Design and analysis of dual-rail circuits for security applications. Computers, IEEE Transactions on 54, 4 (2005), 449--460.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_21"},{"key":"e_1_3_2_1_39_1","first-page":"7","article-title":"A digital design flow for secure integrated circuits","volume":"25","author":"Tiri K.","year":"2006","unstructured":"Tiri, K., and Verbauwhede, I. A digital design flow for secure integrated circuits. Trans. Comp.-Aided Des. Integ. Cir. Sys. 25, 7 (July 2006), 1197--1208.","journal-title":"Trans. Comp.-Aided Des. Integ. Cir. Sys."},{"key":"e_1_3_2_1_40_1","unstructured":"Tunstall M. and Mukhopadhyay D. Differential fault analysis of the advanced encryption standard using a single fault. Cryptology ePrint Archive Report 2009\/575 2009."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.589-613"},{"key":"e_1_3_2_1_42_1","volume-title":"VITI: A tiny self-calibrating sensor for power-variation measurement in FPGAs. IACR TCHES","author":"Udugama B.","year":"2022","unstructured":"Udugama, B., Jayasinghe, D., Saadat, H., Ignjatovic, A., and Sri Parameswaran. VITI: A tiny self-calibrating sensor for power-variation measurement in FPGAs. IACR TCHES (2022)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234891"},{"key":"e_1_3_2_1_44_1","volume-title":"Preparation of sca attacks: Successfully decapsulating bga packages","author":"Wittke C.","unstructured":"Wittke, C., Dyka, Z., Skibitzki, O., and Langendoerfer, P. Preparation of sca attacks: Successfully decapsulating bga packages. vol. 10006."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45760-7_6"},{"key":"e_1_3_2_1_46_1","volume-title":"Fault attacks on secure embedded software: Threats, design and evaluation. CoRR abs\/2003.10513","author":"Yuce B.","year":"2020","unstructured":"Yuce, B., Schaumont, P., and Witteman, M. Fault attacks on secure embedded software: Threats, design and evaluation. CoRR abs\/2003.10513 (2020)."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568353","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3568353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:35:32Z","timestamp":1767807332000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568353"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":46,"alternative-id":["10.1145\/3566097.3568353","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3568353","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}