{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T15:53:20Z","timestamp":1768319600594,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T00:00:00Z","timestamp":1706659200000},"content-version":"vor","delay-in-days":380,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","award":["W911NF-19-2-0107"],"award-info":[{"award-number":["W911NF-19-2-0107"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2112562, 1955246"],"award-info":[{"award-number":["2112562, 1955246"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3568358","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"618-623","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Improving the Robustness and Efficiency of PIM-Based Architecture by SW\/HW Co-Design"],"prefix":"10.1145","author":[{"given":"Xiaoxuan","family":"Yang","sequence":"first","affiliation":[{"name":"Duke University"}]},{"given":"Shiyu","family":"Li","sequence":"additional","affiliation":[{"name":"Duke University"}]},{"given":"Qilin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Duke University"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Duke University"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Fan Chen Linghao Song and Yiran Chen. 2018. ReGAN: A Pipelined ReRAM-Based Accelerator for Generative Adversarial Networks. In ASP-DAC. 178--183.","DOI":"10.1109\/ASPDAC.2018.8297302"},{"key":"e_1_3_2_1_2_1","volume-title":"Hai Helen Li, and Yiran Chen","author":"Chen Fan","year":"2019","unstructured":"Fan Chen, Linghao Song, Hai Helen Li, and Yiran Chen. 2019. Zara: A Novel Zero-Free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM. In DAC. 1--6."},{"key":"e_1_3_2_1_3_1","volume-title":"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In ISCA. 27--39.","author":"Ping Chi","year":"2016","unstructured":"Ping Chi et al. 2016. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In ISCA. 27--39."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00015"},{"key":"e_1_3_2_1_5_1","volume-title":"Sharpness-Aware Minimization for Efficiently Improving Generalization. arXiv preprint arXiv:2010.01412","author":"Foret Pierre","year":"2020","unstructured":"Pierre Foret, Ariel Kleiner, Hossein Mobahi, and Behnam Neyshabur. 2020. Sharpness-Aware Minimization for Efficiently Improving Generalization. arXiv preprint arXiv:2010.01412 (2020)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Zhezhi He Jie Lin Rickard Ewetz Jiann-Shiun Yuan and Deliang Fan. 2019. Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping. In DAC. 1--6.","DOI":"10.1145\/3316781.3317870"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"J\u00f6rg Henkel et al. 2022. Approximate Computing and the Efficient Machine Learning Expedition. In ICCAD. 9 pages.","DOI":"10.1145\/3508352.3561105"},{"key":"e_1_3_2_1_8_1","volume-title":"BSB Training Scheme Implementation on Memristor-Based Circuit","author":"Hu Miao","unstructured":"Miao Hu, Hai Li, Yiran Chen, Qing Wu, and Garrett S Rose. 2013. BSB Training Scheme Implementation on Memristor-Based Circuit. In CISDA. IEEE, 80--87."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252563"},{"key":"e_1_3_2_1_10_1","volume-title":"Hai Helen Li, and Huazhong Yang","author":"Li Boxun","year":"2014","unstructured":"Boxun Li, Yu Wang, Yiran Chen, Hai Helen Li, and Huazhong Yang. 2014. ICE: Inline Calibration for Memristor Crossbar-based Computing Engine. In DATE. IEEE, 1--4."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Bing Li Bonan Yan Chenchen Liu and Hai Li. 2019. Build Reliable and Efficient Neuromorphic Design with Memristor Technology. In ASP-DAC. 224--229.","DOI":"10.1145\/3287624.3288744"},{"key":"e_1_3_2_1_12_1","volume-title":"ReSiPE: ReRAM-based Single-Spiking Processing-In-Memory Engine","author":"Li Ziru","unstructured":"Ziru Li, Bonan Yan, and Hai Li. 2020. ReSiPE: ReRAM-based Single-Spiking Processing-In-Memory Engine. In DAC. IEEE, 1--6."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530591"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Beiye Liu et al. 2013. Digital-Assisted Noise-Eliminating Training for Memristor Crossbar-based Analog Neuromorphic Computing Engine. In DAC. IEEE 1--6.","DOI":"10.1145\/2463209.2488741"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Beiye Liu et al. 2014. Reduction and IR-drop Compensations Techniques for Reliable Neuromorphic Computing Systems. In ICCAD. IEEE 63--70.","DOI":"10.1109\/ICCAD.2014.7001330"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744930"},{"key":"e_1_3_2_1_17_1","volume-title":"John Paul Strachan, and Hai Li","author":"Liu Chenchen","year":"2017","unstructured":"Chenchen Liu, Miao Hu, John Paul Strachan, and Hai Li. 2017. Rescuing Memristor-based Neuromorphic Design with High Defects. In DAC. IEEE, 1--6."},{"key":"e_1_3_2_1_18_1","volume-title":"RENO: A High-Efficient Reconfigurable Neuromorphic Computing Accelerator Design","author":"Xiaoxiao Liu","year":"2015","unstructured":"Xiaoxiao Liu et al. 2015. RENO: A High-Efficient Reconfigurable Neuromorphic Computing Accelerator Design. In DAC. Association for Computing Machinery, Article 66, 6 pages."},{"key":"e_1_3_2_1_19_1","first-page":"617","article-title":"Harmonica: A Framework of Heterogeneous Computing Systems with Memristor-based Neuromorphic Computing Accelerators","volume":"63","author":"Xiaoxiao Liu","year":"2016","unstructured":"Xiaoxiao Liu et al. 2016. Harmonica: A Framework of Heterogeneous Computing Systems with Memristor-based Neuromorphic Computing Accelerators. TCAS-I 63, 5 (2016), 617--628.","journal-title":"TCAS-I"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195998"},{"key":"e_1_3_2_1_21_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with in-Situ Analog Arithmetic in Crossbars","author":"Ali Shafiee","year":"2016","unstructured":"Ali Shafiee et al. 2016. ISAAC: A Convolutional Neural Network Accelerator with in-Situ Analog Arithmetic in Crossbars. In ISCA. IEEE Press, 14--26."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Linghao Song Xuehai Qian Hai Li and Yiran Chen. 2017. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In HPCA. 541--552.","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_23_1","volume-title":"GraphR: Accelerating Graph Processing using ReRAM","author":"Song Linghao","unstructured":"Linghao Song, Youwei Zhuo, Xuehai Qian, Hai Li, and Yiran Chen. 2018. GraphR: Accelerating Graph Processing using ReRAM. In HPCA. IEEE, 531--543."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062256"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858418"},{"key":"e_1_3_2_1_26_1","volume-title":"Learning Structured Sparsity in Deep Neural Networks. NeurIPS 29","author":"Wen Wei","year":"2016","unstructured":"Wei Wen, Chunpeng Wu, Yandan Wang, Yiran Chen, and Hai Li. 2016. Learning Structured Sparsity in Deep Neural Networks. NeurIPS 29 (2016)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900068"},{"key":"e_1_3_2_1_28_1","volume-title":"RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation. In Symp. VLSI Technol. IEEE, T86--T87","author":"Bonan","unstructured":"Bonan Yan et al. 2019. RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation. In Symp. VLSI Technol. IEEE, T86--T87."},{"key":"e_1_3_2_1_29_1","volume-title":"Neuromorphic Computing Systems with Emerging Nonvolatile Memories: A Circuits and Systems Perspective","author":"Yan Bonan","unstructured":"Bonan Yan, Ziru Li, Brady Taylor, Hai Li, and Yiran Chen. 2020. Neuromorphic Computing Systems with Emerging Nonvolatile Memories: A Circuits and Systems Perspective. In VLSI-TSA. IEEE, 122--123."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203824"},{"key":"e_1_3_2_1_31_1","volume-title":"BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization. In ICLR.","author":"Yang Huanrui","year":"2021","unstructured":"Huanrui Yang, Lin Duan, Yiran Chen, and Hai Li. 2021. BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization. In ICLR."},{"key":"e_1_3_2_1_32_1","unstructured":"Huanrui Yang Wei Wen and Hai Li. 2019. DeepHoyer: Learning Sparser Neural Network with Differentiable Scale-Invariant Sparsity Measures. In ICLR."},{"key":"e_1_3_2_1_33_1","volume-title":"Neil Zhenqiang Gong, and Yiran Chen","author":"Yang Huanrui","year":"2022","unstructured":"Huanrui Yang, Xiaoxuan Yang, Neil Zhenqiang Gong, and Yiran Chen. 2022. HERO: Hessian-Enhanced Robust Optimization for Unifying and Improving Generalization and Quantization Performance. In DAC. 25--30."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Xiaoxuan Yang et al. 2021. Multi-objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise. In ICCAD. IEEE 1--9.","DOI":"10.1109\/ICCAD51958.2021.9643444"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3159153"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"Xiaoxuan Yang Changming Wu Mo Li and Yiran Chen. 2022. Tolerating Noise Effects in Processing-in-Memory Systems for Neural Networks: A Hardware-Software Codesign Perspective. Adv. Intell. Syst. (2022) 2200029.","DOI":"10.1002\/aisy.202200029"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Xiaoxuan Yang Bonan Yan Hai Li and Yiran Chen. 2020. ReTransformer: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration. In ICCAD. 1--9.","DOI":"10.1145\/3400302.3415640"},{"key":"e_1_3_2_1_38_1","volume-title":"Partha Pratim Pande, Krishnendu Chakrabarty, and Hai Li.","author":"Yang Xiaoxuan","year":"2022","unstructured":"Xiaoxuan Yang, Huanrui Yang, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, and Hai Li. 2022. ESSENCE: Exploiting Structured Stochastic Gradient Pruning for Endurance-aware ReRAM-based In-Memory Training Systems. TCAD (2022), 13 pages."},{"key":"e_1_3_2_1_39_1","volume-title":"Structural Sparsification for Far-Field Speaker Recognition with Intel\u00ae Gna","author":"Zhang Jingchi","unstructured":"Jingchi Zhang, Jonathan Huang, Michael Deisher, Hai Li, and Yiran Chen. 2020. Structural Sparsification for Far-Field Speaker Recognition with Intel\u00ae Gna. In ICASSP. IEEE, 3037--3041."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Jingyang Zhang Huanrui Yang Fan Chen Yitu Wang and Hai Li. 2019. Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment. In EMC2-NIPS. 1--5.","DOI":"10.1109\/EMC2-NIPS53020.2019.00008"},{"key":"e_1_3_2_1_41_1","volume-title":"Lattice: An ADC\/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks. In DAC. 1--6.","author":"Qilin Zheng","year":"2020","unstructured":"Qilin Zheng et al. 2020. Lattice: An ADC\/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks. In DAC. 1--6."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Qilin Zheng et al. 2020. MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital\/Analog Nonvolatile Processing-In-Memory Block. In ICCAD. 1--9.","DOI":"10.1145\/3400302.3415666"}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568358","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3568358","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3568358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:35:21Z","timestamp":1767807321000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568358"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":42,"alternative-id":["10.1145\/3566097.3568358","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3568358","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}