{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:44:09Z","timestamp":1767811449043,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3568360","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"632-638","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Towards On-Chip Learning for Low Latency Reasoning with End-to-End Synthesis"],"prefix":"10.1145","author":[{"given":"Vito Giovanni","family":"Castellana","sequence":"first","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Nicolas Bohm","family":"Agostini","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Ankur","family":"Limaye","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Vinay","family":"Amatya","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Marco","family":"Minutoli","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Joseph","family":"Manzano","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Serena","family":"Curzel","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}]},{"given":"Michele","family":"Fiorito","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"E. Bethel and eds. 2016. Report of the DOE Workshop on Management Analysis and Visualization of Experimental and Observational data - The Convergence of Data and Computing. Technical Report.","DOI":"10.2172\/1525145"},{"key":"e_1_3_2_1_2_1","volume-title":"An MLIR-based Compiler Flow for System-Level Design and Hardware Acceleration. In 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'22)","author":"Agostini Nicolas Bohm","year":"2022","unstructured":"Nicolas Bohm Agostini, Serena Curzel, Vinay Amatya, Cheng Tan, Marco Minutoli, Vito Giovanni Castellana, Joseph Manzano, David Kaeli, and Antonino Tumeo. 2022. An MLIR-based Compiler Flow for System-Level Design and Hardware Acceleration. In 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'22). To appear."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3178580"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718370"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS49936.2021.00028"},{"key":"e_1_3_2_1_6_1","volume-title":"Automated Generation of Integrated Digital and Spiking Neuromorphic Machine Learning Accelerators. In ICCAD: International Conference On Computer Aided Design. 1--7.","author":"Curzel S.","unstructured":"S. Curzel, N. Bohm Agostini, S. Song, I. Dagli, A. Limaye, M. Minutoli, V. G. Castellana, V. Amatya, J. Manzano, A. Das, F. Ferrandi, and A. Tumeo. 2021. Automated Generation of Integrated Digital and Spiking Neuromorphic Machine Learning Accelerators. In ICCAD: International Conference On Computer Aided Design. 1--7."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/13\/07\/p07027"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"key":"e_1_3_2_1_9_1","volume-title":"The OpenROAD Project: Unleashing Hardware Innovation. In Government Microcircuit Applications and Critical Technology Conference. 1--6.","author":"Andrew","unstructured":"Andrew B. Kahng and Tom Spyrou. 2021. The OpenROAD Project: Unleashing Hardware Innovation. In Government Microcircuit Applications and Critical Technology Conference. 1--6."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.2107.03727"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevMaterials.6.063805"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.576481"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3057860"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293958"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-021-97668-8"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1103\/physrevmaterials.4.083807"},{"key":"e_1_3_2_1_20_1","unstructured":"W. Snyder. 2022. RapidEELS. https:\/\/github.com\/patecm\/rapidEELS Online accessed 11-2022."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1021\/nn504730n"},{"key":"e_1_3_2_1_23_1","volume-title":"POLSCA: Polyhedral High-Level Synthesis with Compiler Transformations. In 32nd International Conference on Field Programmable Logic and Applications (FPL'22)","author":"Zhao Ruizhe","unstructured":"Ruizhe Zhao, Jianyi Cheng, Wayne Luk, and George A. Constantinides. 2022. POLSCA: Polyhedral High-Level Synthesis with Compiler Transformations. In 32nd International Conference on Field Programmable Logic and Applications (FPL'22). To appear."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568360","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3568360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:33:01Z","timestamp":1767807181000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3568360"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":23,"alternative-id":["10.1145\/3566097.3568360","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3568360","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}