{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:00:19Z","timestamp":1765357219638,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2023,4,2]],"date-time":"2023-04-02T00:00:00Z","timestamp":1680393600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2022YFB2901100"],"award-info":[{"award-number":["2022YFB2901100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2023,6,30]]},"abstract":"<jats:p>\n            <jats:bold>Dynamic Partially Reconfiguration (DPR)<\/jats:bold>\n            on FPGA has attracted significant research interest in recent years since it provides benefits such as reduced area and flexible functionality. However, due to the lack of supporting synthesis tools in the current DPR design flow, leveraging benefits from DPR requires specific design expertise with laborious manual design effort. Considering the complicated concurrency relations among various functions, it is challenging to select appropriate\n            <jats:bold>Partial Reconfiguration Modules (PR Modules)<\/jats:bold>\n            and cluster them into proper groups with a proper reconfiguration schedule so that the hardware modules can be swapped in and out correctly during the run time. Furthermore, the design of PR Modules also impacts reconfiguration latency and resource utilization greatly. In this paper, we propose a Maximum-Weight Independent Set model to formulate the PR Module selection and clustering problem so that the original manual exploration can be solved efficiently and automatically. We also propose a step-wise adjustment configuration prefetching strategy incorporated in our model to generate optimized reconfiguration schedules. Our proposed approach not only supports various design constraints but also can consider multiple objectives such as area and reconfiguration delay. Experimental results show that our approach can optimize resource utilization and reduce reconfiguration delay with good scalability. Especially, the implementation of the real design case shows that our approach can be embedded in Xilinx's DPR design flow successfully.\n          <\/jats:p>","DOI":"10.1145\/3567427","type":"journal-article","created":{"date-parts":[[2022,10,10]],"date-time":"2022-10-10T12:04:14Z","timestamp":1665403454000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive Selection and Clustering of Partial Reconfiguration Modules for Modern FPGA Design Flow"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0502-8523","authenticated-orcid":false,"given":"Kang","family":"Zhao","sequence":"first","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3160-6681","authenticated-orcid":false,"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0346-7311","authenticated-orcid":false,"given":"Ruining","family":"He","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3691-2170","authenticated-orcid":false,"given":"Jixing","family":"Zhang","sequence":"additional","affiliation":[{"name":"Wuhan University, Wuhan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9547-7578","authenticated-orcid":false,"given":"Ning","family":"Xu","sequence":"additional","affiliation":[{"name":"Wuhan University, Wuhan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4322-1503","authenticated-orcid":false,"given":"Jinian","family":"Bian","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2023,4,2]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.05.017"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534919"},{"key":"e_1_3_1_4_2","unstructured":"Xilinx. 2013. Partial Reconfiguration User Guide (UG702) (2013)."},{"key":"e_1_3_1_5_2","first-page":"122","article-title":"Design framework for partial run-time FPGA reconfiguration","author":"Conger C.","year":"2008","unstructured":"C. Conger, A. Gordon-Ross, and A. D. George. 2008. Design framework for partial run-time FPGA reconfiguration. In Proc. ERSA (2008), 122\u2013128.","journal-title":"Proc. ERSA"},{"key":"e_1_3_1_6_2","first-page":"8","volume-title":"Presented at IEEE Trans. on CAD of Integrated Circuits and Systems","author":"Banerjee P.","year":"2011","unstructured":"P. Banerjee, M. Sangtani, and S. Sur-Kolay. 2011. Floorplanning for partially reconfigurable FPGAs. Presented at IEEE Trans. on CAD of Integrated Circuits and Systems (2011), 8\u201317."},{"key":"e_1_3_1_7_2","article-title":"Multi-layer floorplanning on a sequence of reconfigurable designs","author":"Singhal L.","year":"2006","unstructured":"L. Singhal and E. Bozorgzadeh. 2006. Multi-layer floorplanning on a sequence of reconfigurable designs. FPL, 2006.","journal-title":"FPL"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"e_1_3_1_9_2","first-page":"118","article-title":"Speeding up online placement for Xilinx FPGAs by reducing configuration overhead","author":"Ahmadinia A.","year":"2003","unstructured":"A. Ahmadinia and J. Teich. 2003. Speeding up online placement for Xilinx FPGAs by reducing configuration overhead. In Proc. VLSI- SOC (2003), 118\u2013122.","journal-title":"Proc. VLSI- SOC"},{"key":"e_1_3_1_10_2","article-title":"Fast online task placement on FPGAs: Free space partitioning and 2D-hashing","author":"Walder H.","year":"2003","unstructured":"H. Walder, C. Steiger, et\u00a0al. 2003. Fast online task placement on FPGAs: Free space partitioning and 2D-hashing. In Proc. IPDPS, 2003.","journal-title":"Proc. IPDPS"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1028"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882481"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842930"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"e_1_3_1_15_2","first-page":"1189","article-title":"Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration","author":"Banerjee S.","year":"2006","unstructured":"S. Banerjee, E. Bozorgzadeh, and N. D. Dutt. 2006. Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration. Presented at IEEE Trans. VLSI Syst. (2006), 1189\u20131202.","journal-title":"Presented at IEEE Trans"},{"key":"e_1_3_1_16_2","first-page":"519","article-title":"Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems","author":"Redaelli F.","year":"2008","unstructured":"F. Redaelli, M. D. Santambrogio, and D. Sciuto. 2008. Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems. In Proc. DATE (2008), 519\u2013522.","journal-title":"Proc. DATE"},{"key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/1531542.1531552","article-title":"Task graph scheduling for reconfigurable architectures driven by reconfigurations hiding and resources reuse","author":"Santambrogio M. D.","year":"2009","unstructured":"M. D. Santambrogio, M. Redaelli, and M. Maggioni. 2009. Task graph scheduling for reconfigurable architectures driven by reconfigurations hiding and resources reuse. In Proc. ACM Great Lakes Symposium on VLSI (2009), 21\u201326.","journal-title":"Proc. ACM Great Lakes Symposium on VLSI"},{"key":"e_1_3_1_18_2","first-page":"359","article-title":"Optimal reconfiguration sequence management","author":"Ghiasi S.","year":"2003","unstructured":"S. Ghiasi and M. Sarrafzadeh. 2003. Optimal reconfiguration sequence management. Proceedings of the 2003 Conference on Asia South Pacific Design Automation (2003), 359\u2013365.","journal-title":"Proceedings of the 2003 Conference on Asia South Pacific Design Automation"},{"key":"e_1_3_1_19_2","article-title":"Fine-grained partial runtime reconfiguration on Virtex-5 FPGAs","author":"Koch D.","year":"2010","unstructured":"D. Koch, C. Beckhoff, and J. Torrison. 2010. Fine-grained partial runtime reconfiguration on Virtex-5 FPGAs. In Proc. FCCM, 2010.","journal-title":"Proc. FCCM"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01098364"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1002\/net.20088"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1080\/00207169108803967"},{"key":"e_1_3_1_23_2","first-page":"1508","article-title":"Heuristics for maximum clique and independent set","author":"Pelillo M.","year":"2009","unstructured":"M. Pelillo. 2009. Heuristics for maximum clique and independent set. Encyclopedia of Optimization (2009), 1508\u20131520.","journal-title":"Encyclopedia of Optimization"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/72.883403"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014899909753"},{"key":"e_1_3_1_26_2","first-page":"97","article-title":"DAPR: Design automation for partially reconfigurable FPGAs","author":"Yousuf S.","year":"2010","unstructured":"S. Yousuf and A. Gordon-Ross. 2010. DAPR: Design automation for partially reconfigurable FPGAs. In Proc. ERSA (2010), 97\u2013103.","journal-title":"Proc. ERSA"},{"key":"e_1_3_1_27_2","unstructured":"http:\/\/en.wikipedia.org."},{"key":"e_1_3_1_28_2","article-title":"Efficient region allocation for adaptive partial reconfiguration","author":"Vipin K.","year":"2011","unstructured":"K. Vipin and S. Fahmy. 2011. Efficient region allocation for adaptive partial reconfiguration. In Proc. FPT 2011.","journal-title":"Proc. FPT"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2448694"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3022345"},{"key":"e_1_3_1_31_2","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1109\/ICFPT47387.2019.00064","article-title":"Evaluation of partially constant, fine-grained, dynamic partial reconfigurable functions in FPGAs","author":"Brennsteiner S.","year":"2019","unstructured":"S. Brennsteiner, T. Arslan, and J. Thompson. 2019. Evaluation of partially constant, fine-grained, dynamic partial reconfigurable functions in FPGAs. 2019 International Conference on Field-Programmable Technology (ICFPT\u201919), 347\u2013350.","journal-title":"2019 International Conference on Field-Programmable Technology (ICFPT\u201919)"},{"key":"e_1_3_1_32_2","first-page":"233","article-title":"QoS-aware cross-layer reliability-integrated FPGA-based dynamic partially reconfigurable system partitioning","author":"Satyendra Sahoo S.","year":"2018","unstructured":"S. Satyendra Sahoo, T. D. A. Nguyen, B. Veeravalli, and A. Kumar. 2018. QoS-aware cross-layer reliability-integrated FPGA-based dynamic partially reconfigurable system partitioning. 2018 International Conference on Field-Programmable Technology (FPT\u201918), 233\u2013236.","journal-title":"2018 International Conference on Field-Programmable Technology (FPT\u201918)"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2836858"},{"key":"e_1_3_1_34_2","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1109\/AHS.2017.8046375","article-title":"Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration","author":"Biondi A.","year":"2017","unstructured":"A. Biondi and G. Buttazzo. 2017. Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration. 2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS\u201917), 172\u2013179.","journal-title":"2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS\u201917)"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3567427","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3567427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:46Z","timestamp":1750286626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3567427"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,2]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,6,30]]}},"alternative-id":["10.1145\/3567427"],"URL":"https:\/\/doi.org\/10.1145\/3567427","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2023,4,2]]},"assertion":[{"value":"2022-05-19","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-09-26","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-04-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}