{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T20:13:26Z","timestamp":1784837606518,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":90,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T00:00:00Z","timestamp":1671408000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,12,19]]},"DOI":"10.1145\/3567955.3567962","type":"proceedings-article","created":{"date-parts":[[2022,12,21]],"date-time":"2022-12-21T18:24:44Z","timestamp":1671647084000},"page":"107-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Risotto: A Dynamic Binary Translator for Weak Memory Model Architectures"],"prefix":"10.1145","author":[{"given":"Redha","family":"Gouicem","sequence":"first","affiliation":[{"name":"TU Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Sprokholt","sequence":"additional","affiliation":[{"name":"TU Delft, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jasper","family":"Ruehl","sequence":"additional","affiliation":[{"name":"TU Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rodrigo C. O.","family":"Rocha","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tom","family":"Spink","sequence":"additional","affiliation":[{"name":"University of St Andrews, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soham","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"TU Delft, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pramod","family":"Bhatotia","sequence":"additional","affiliation":[{"name":"TU Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,12,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26850-7_3"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.242161"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_1_4_1","unstructured":"Agda Development Team. 2021. Agda 2.6.2 documentation. https:\/\/agda.readthedocs.io\/en\/v2.6.2\/ Agda Development Team. 2021. Agda 2.6.2 documentation. https:\/\/agda.readthedocs.io\/en\/v2.6.2\/"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-012-0161-5"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458926"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2994593"},{"key":"e_1_3_2_1_8_1","unstructured":"Jade Alglave and Luc Maranget. [n.d.]. herd7 consistency model simulator. http:\/\/diy.inria.fr\/www\/ Jade Alglave and Luc Maranget. [n.d.]. herd7 consistency model simulator. http:\/\/diy.inria.fr\/www\/"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_25"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627752"},{"key":"e_1_3_2_1_11_1","volume-title":"WWDC2020 Keynote (at 1:39:25)","year":"2020","unstructured":"Apple. 2020 . WWDC2020 Keynote (at 1:39:25) . https:\/\/developer.apple.com\/videos\/play\/wwdc2020\/101\/ Apple. 2020. WWDC2020 Keynote (at 1:39:25). https:\/\/developer.apple.com\/videos\/play\/wwdc2020\/101\/"},{"key":"e_1_3_2_1_12_1","unstructured":"ARM. [n.d.]. ARM Cortex-A72 MPCore Processor Technical Reference Manual \u2013 Memory access sequence. https:\/\/developer.arm.com\/documentation\/100095\/0003\/Memory-Management-Unit\/Memory-access-sequence ARM. [n.d.]. ARM Cortex-A72 MPCore Processor Technical Reference Manual \u2013 Memory access sequence. https:\/\/developer.arm.com\/documentation\/100095\/0003\/Memory-Management-Unit\/Memory-access-sequence"},{"key":"e_1_3_2_1_13_1","unstructured":"ARM. 2015. ARM Cortex-A Series Programmer\u2019s Guide for ARMv8-A. https:\/\/developer.arm.com\/documentation\/den0024\/a\/ ARM. 2015. ARM Cortex-A Series Programmer\u2019s Guide for ARMv8-A. https:\/\/developer.arm.com\/documentation\/den0024\/a\/"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Mohamed Faouzi Atig Ahmed Bouajjani Sebastian Burckhardt and Madanlal Musuvathi. 2012. What\u2019s Decidable about Weak Memory Models? In ESOP\u201912. 26\u201346. Mohamed Faouzi Atig Ahmed Bouajjani Sebastian Burckhardt and Madanlal Musuvathi. 2012. What\u2019s Decidable about Weak Memory Models? In ESOP\u201912. 26\u201346.","DOI":"10.1007\/978-3-642-28869-2_2"},{"key":"e_1_3_2_1_15_1","unstructured":"avast. [n.d.]. A retargetable machine-code decompiler based on LLVM. https:\/\/github.com\/avast\/retdec avast. [n.d.]. A retargetable machine-code decompiler based on LLVM. https:\/\/github.com\/avast\/retdec"},{"key":"e_1_3_2_1_16_1","unstructured":"Amazon AWS. [n.d.]. AWS Graviton Processor. https:\/\/aws.amazon.com\/ec2\/graviton Amazon AWS. [n.d.]. AWS Graviton Processor. https:\/\/aws.amazon.com\/ec2\/graviton"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2103656.2103717"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"e_1_3_2_1_20_1","unstructured":"Lifting Bits. [n.d.]. Framework for lifting x86 amd64 and aarch64 program binaries to LLVM bitcode. https:\/\/github.com\/lifting-bits\/mcsema Lifting Bits. [n.d.]. Framework for lifting x86 amd64 and aarch64 program binaries to LLVM bitcode. https:\/\/github.com\/lifting-bits\/mcsema"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"e_1_3_2_1_22_1","unstructured":"Jupyter book community. [n.d.]. Jupyter homepage. https:\/\/jupyter.org Jupyter book community. [n.d.]. Jupyter homepage. https:\/\/jupyter.org"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37036-6_29"},{"key":"e_1_3_2_1_24_1","unstructured":"Ahmed Bougacha. [n.d.]. Binary Translator to LLVM IR. https:\/\/github.com\/repzret\/dagger Ahmed Bougacha. [n.d.]. Binary Translator to LLVM IR. https:\/\/github.com\/repzret\/dagger"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854051"},{"key":"e_1_3_2_1_26_1","volume-title":"CGO \u201917","author":"Chakraborty Soham","unstructured":"Soham Chakraborty and Viktor Vafeiadis . 2017. Formalizing the Concurrency Semantics of an LLVM Fragment . In CGO \u201917 . IEEE , 100\u2013110. Soham Chakraborty and Viktor Vafeiadis. 2017. Formalizing the Concurrency Semantics of an LLVM Fragment. In CGO \u201917. IEEE, 100\u2013110."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3290383"},{"key":"e_1_3_2_1_28_1","volume-title":"Carloni","author":"Cota Emilio G.","year":"2017","unstructured":"Emilio G. Cota , Paolo Bonzini , Alex Benn\u00e9e , and Luca P . Carloni . 2017 . Cross-ISA Machine Emulation for Multicores. In CGO\u20192017. IEEE Press , 210\u2013220. Emilio G. Cota, Paolo Bonzini, Alex Benn\u00e9e, and Luca P. Carloni. 2017. Cross-ISA Machine Emulation for Multicores. In CGO\u20192017. IEEE Press, 210\u2013220."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.102"},{"key":"e_1_3_2_1_30_1","unstructured":"Docker. [n.d.]. Docker homepage. https:\/\/www.docker.com Docker. [n.d.]. Docker homepage. https:\/\/www.docker.com"},{"key":"e_1_3_2_1_31_1","volume-title":"Lowering C11 Atomics for ARM in LLVM. In European LLVM Conference.","author":"Elhorst Reinoud","year":"2014","unstructured":"Reinoud Elhorst . 2014 . Lowering C11 Atomics for ARM in LLVM. In European LLVM Conference. Reinoud Elhorst. 2014. Lowering C11 Atomics for ARM in LLVM. In European LLVM Conference."},{"key":"e_1_3_2_1_32_1","unstructured":"Andrei Frumusanu. 2020. Amazon\u2019s Arm-based Graviton2 Against AMD and Intel: Comparing Cloud Compute \u2013 Anandtech. https:\/\/www.anandtech.com\/show\/15578\/cloud-clash-amazon-graviton2-arm-against-intel-and-amd Andrei Frumusanu. 2020. Amazon\u2019s Arm-based Graviton2 Against AMD and Intel: Comparing Cloud Compute \u2013 Anandtech. https:\/\/www.anandtech.com\/show\/15578\/cloud-clash-amazon-graviton2-arm-against-intel-and-amd"},{"key":"e_1_3_2_1_33_1","unstructured":"Redha Gouicem Dennis Sprokholt Jasper Ruehl Rodrigo C. O. Rocha Tom Spink Soham Chakraborty and Pramod Bhatotia. [n.d.]. Risotto: A Dynamic Binary Translator for Weak Memory Architectures \u2014 Artifact. https:\/\/github.com\/binary-translation\/risotto-artifact-asplos23 Redha Gouicem Dennis Sprokholt Jasper Ruehl Rodrigo C. O. Rocha Tom Spink Soham Chakraborty and Pramod Bhatotia. [n.d.]. Risotto: A Dynamic Binary Translator for Weak Memory Architectures \u2014 Artifact. https:\/\/github.com\/binary-translation\/risotto-artifact-asplos23"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.7198195"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1189736.1189737"},{"key":"e_1_3_2_1_36_1","unstructured":"L. Higham J. Kawash and Nathaly Verwaal. 1997. Defining and Comparing Memory Consistency Models. In PDCS\u201997. L. Higham J. Kawash and Nathaly Verwaal. 1997. Defining and Comparing Memory Consistency Models. In PDCS\u201997."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259030"},{"key":"e_1_3_2_1_38_1","unstructured":"RISC-V International. [n.d.]. RISC-V. https:\/\/riscv.org\/ RISC-V International. [n.d.]. RISC-V. https:\/\/riscv.org\/"},{"key":"e_1_3_2_1_39_1","unstructured":"jalglave. [n.d.]. [AArch64 cat] Atomics strengthening #322. https:\/\/github.com\/herd\/herdtools7\/pull\/322 jalglave. [n.d.]. [AArch64 cat] Atomics strengthening #322. https:\/\/github.com\/herd\/herdtools7\/pull\/322"},{"key":"e_1_3_2_1_40_1","unstructured":"Saagar Jha. [n.d.]. TSOEnabler \u2013 Kernel extension that enables TSO for Apple silicon processes. https:\/\/github.com\/saagarjha\/TSOEnabler Saagar Jha. [n.d.]. TSOEnabler \u2013 Kernel extension that enables TSO for Apple silicon processes. https:\/\/github.com\/saagarjha\/TSOEnabler"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Jeehoon Kang Hur Chung-Kil Ori Lahav Viktor Vafeiadis and Derek Dreyer. 2017. A promising semantics for relaxed-memory concurrency. In POPL\u201917. ACM. Jeehoon Kang Hur Chung-Kil Ori Lahav Viktor Vafeiadis and Derek Dreyer. 2017. A promising semantics for relaxed-memory concurrency. In POPL\u201917. ACM.","DOI":"10.1145\/3009837.3009850"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-48989-6_29"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3062341.3062352"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.947002"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.947002"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386010"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Alexander Linden and Pierre Wolper. 2011. A Verification-Based Approach to Memory Fence Insertion in Relaxed Memory Systems. In SPIN\u201911. 144\u2013160. Alexander Linden and Pierre Wolper. 2011. A Verification-Based Approach to Memory Fence Insertion in Relaxed Memory Systems. In SPIN\u201911. 144\u2013160.","DOI":"10.1007\/978-3-642-22306-8_10"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Alexander Linden and Pierre Wolper. 2013. A Verification-Based Approach to Memory Fence Insertion in PSO Memory Systems. In TACAS. Alexander Linden and Pierre Wolper. 2013. A Verification-Based Approach to Memory Fence Insertion in PSO Memory Systems. In TACAS.","DOI":"10.1007\/978-3-642-36742-7_24"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254115"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3332466.3374535"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750378"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_26"},{"key":"e_1_3_2_1_55_1","unstructured":"Luc Maranget Susmit Sarkar and Peter Sewell.. 2012. A Tutorial Introduction to the ARM and POWER Relaxed Memory Models. Draft. Luc Maranget Susmit Sarkar and Peter Sewell.. 2012. A Tutorial Introduction to the ARM and POWER Relaxed Memory Models. Draft."},{"key":"e_1_3_2_1_56_1","unstructured":"Microsoft. [n.d.]. How x86 emulation works on ARM. https:\/\/docs.microsoft.com\/en-us\/windows\/uwp\/porting\/apps-on-arm-x86-emulation Microsoft. [n.d.]. How x86 emulation works on ARM. https:\/\/docs.microsoft.com\/en-us\/windows\/uwp\/porting\/apps-on-arm-x86-emulation"},{"key":"e_1_3_2_1_57_1","unstructured":"Microsoft. [n.d.]. Using ARM64EC to build apps for Windows 11 on ARM devices. https:\/\/docs.microsoft.com\/en-us\/windows\/uwp\/porting\/arm64ec Microsoft. [n.d.]. Using ARM64EC to build apps for Windows 11 on ARM devices. https:\/\/docs.microsoft.com\/en-us\/windows\/uwp\/porting\/arm64ec"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Robin Morisset and Francesco Zappa Nardelli. 2017. Partially redundant fence elimination for x86 ARM and power processors. In CC\u201917. 1\u201310. Robin Morisset and Francesco Zappa Nardelli. 2017. Partially redundant fence elimination for x86 ARM and power processors. In CC\u201917. 1\u201310.","DOI":"10.1145\/3033019.3033021"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2491967"},{"key":"e_1_3_2_1_60_1","unstructured":"Koh M. Nakagawa. 2021. Reverse-engineering Rosetta 2 part1: Analyzing AOT files and the Rosetta 2 runtime. https:\/\/ffri.github.io\/ProjectChampollion\/part1\/ Koh M. Nakagawa. 2021. Reverse-engineering Rosetta 2 part1: Analyzing AOT files and the Rosetta 2 runtime. https:\/\/ffri.github.io\/ProjectChampollion\/part1\/"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Jonas Oberhauser R. Chehab Diogo Behrens Ming Fu A. Paolillo Lilith Oberhauser Koustubha Bhat Yuzhong Wen Haibo Chen Jaeho Kim and Viktor Vafeiadis. 2021. VSync: push-button verification and optimization for synchronization primitives on weak memory models. ASPLOS\u201921. Jonas Oberhauser R. Chehab Diogo Behrens Ming Fu A. Paolillo Lilith Oberhauser Koustubha Bhat Yuzhong Wen Haibo Chen Jaeho Kim and Viktor Vafeiadis. 2021. VSync: push-button verification and optimization for synchronization primitives on weak memory models. ASPLOS\u201921.","DOI":"10.1145\/3445814.3446748"},{"key":"e_1_3_2_1_62_1","unstructured":"Maintainers of nix. [n.d.]. NixOS homepage. https:\/\/nixos.org\/download.html Maintainers of nix. [n.d.]. NixOS homepage. https:\/\/nixos.org\/download.html"},{"key":"e_1_3_2_1_63_1","unstructured":"OpenSSL. [n.d.]. OpenSSL \u2013 Cryptography and SSL\/TLS Toolkit. https:\/\/www.openssl.org\/ OpenSSL. [n.d.]. OpenSSL \u2013 Cryptography and SSL\/TLS Toolkit. https:\/\/www.openssl.org\/"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"crossref","unstructured":"Scott Owens. 2010. Reasoning about the Implementation of Concurrency Abstractions on x86-TSO. In ECOOP. 478\u2013503. Scott Owens. 2010. Reasoning about the Implementation of Concurrency Abstractions on x86-TSO. In ECOOP. 478\u2013503.","DOI":"10.1007\/978-3-642-14107-2_23"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03359-9_27"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECOOP.2015.445"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3290382"},{"key":"e_1_3_2_1_68_1","unstructured":"ptitSeb. 2021. box64. https:\/\/github.com\/ptitSeb\/box64 ptitSeb. 2021. box64. https:\/\/github.com\/ptitSeb\/box64"},{"key":"e_1_3_2_1_69_1","unstructured":"ptitSeb. 2021. box86. https:\/\/github.com\/ptitSeb\/box86 ptitSeb. 2021. box86. https:\/\/github.com\/ptitSeb\/box86"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3158107"},{"key":"e_1_3_2_1_71_1","unstructured":"QEMU. [n.d.]. the FAST! processor emulator. https:\/\/www.qemu.org\/ QEMU. [n.d.]. the FAST! processor emulator. https:\/\/www.qemu.org\/"},{"key":"e_1_3_2_1_72_1","volume-title":"Evaluating MapReduce for Multi-core and Multiprocessor Systems","author":"Ranger Colby","unstructured":"Colby Ranger , Ramanan Raghuraman , Arun Penmetsa , Gary R. Bradski , and Christos Kozyrakis . 2007. Evaluating MapReduce for Multi-core and Multiprocessor Systems . In HPCA. IEEE Computer Society , 13\u201324. Colby Ranger, Ramanan Raghuraman, Arun Penmetsa, Gary R. Bradski, and Christos Kozyrakis. 2007. Evaluating MapReduce for Multi-core and Multiprocessor Systems. In HPCA. IEEE Computer Society, 13\u201324."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254102"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"crossref","unstructured":"Susmit Sarkar Peter Sewell Jade Alglave Luc Maranget and Derek Williams. 2011. Understanding POWER Multiprocessors. In PLDI \u201911. 175\u2013186. Susmit Sarkar Peter Sewell Jade Alglave Luc Maranget and Derek Williams. 2011. Understanding POWER Multiprocessors. In PLDI \u201911. 175\u2013186.","DOI":"10.1145\/1993316.1993520"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993534"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70592-5_3"},{"key":"e_1_3_2_1_77_1","unstructured":"Agam Shah. 2021. We\u2019re closing the gap with Arm and x86 claims SiFive: New RISC-V CPU core for PCs servers mobile incoming \u2013 The Register. https:\/\/www.theregister.com\/2021\/10\/21\/sifive_riscv_cpu\/ Agam Shah. 2021. We\u2019re closing the gap with Arm and x86 claims SiFive: New RISC-V CPU core for PCs servers mobile incoming \u2013 The Register. https:\/\/www.theregister.com\/2021\/10\/21\/sifive_riscv_cpu\/"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380419"},{"key":"e_1_3_2_1_80_1","volume-title":"USENIX Annual Technical Conference. USENIX Association, 505\u2013520","author":"Spink Tom","year":"2019","unstructured":"Tom Spink , Harry Wagstaff , and Bj\u00f6rn Franke . 2019 . A Retargetable System-Level DBT Hypervisor . In USENIX Annual Technical Conference. USENIX Association, 505\u2013520 . Tom Spink, Harry Wagstaff, and Bj\u00f6rn Franke. 2019. A Retargetable System-Level DBT Hypervisor. In USENIX Annual Technical Conference. USENIX Association, 505\u2013520."},{"key":"e_1_3_2_1_81_1","unstructured":"SQLite. [n.d.]. Database Speed Comparison. https:\/\/www.sqlite.org\/speed.html SQLite. [n.d.]. Database Speed Comparison. https:\/\/www.sqlite.org\/speed.html"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017460.1017464"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065947"},{"key":"e_1_3_2_1_84_1","volume-title":"Current Trends in Computer Science and Mechanical Automation","author":"Tan Jie","unstructured":"Jie Tan , Jian-min Pang, and Shuai-bing Lu. 2018. Using Local Library Function in Binary Translation . In Current Trends in Computer Science and Mechanical Automation Vol. 1 . De Gruyter Open Poland , 123\u2013132. Jie Tan, Jian-min Pang, and Shuai-bing Lu. 2018. Using Local Library Function in Binary Translation. In Current Trends in Computer Science and Mechanical Automation Vol. 1. De Gruyter Open Poland, 123\u2013132."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"crossref","unstructured":"Runzhou Tao Jianan Yao Xupeng Li Shih-Wei Li Jason Nieh and Ronghui Gu. 2021. Formal Verification of a Multiprocessor Hypervisor on Arm Relaxed Memory Hardware. In SOSP. ACM 866\u2013881. Runzhou Tao Jianan Yao Xupeng Li Shih-Wei Li Jason Nieh and Ronghui Gu. 2021. Formal Verification of a Multiprocessor Hypervisor on Arm Relaxed Memory Hardware. In SOSP. ACM 866\u2013881.","DOI":"10.1145\/3477132.3483560"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2676726.2676995"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23702-7_14"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941583"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3009837.3009838"},{"key":"e_1_3_2_1_90_1","unstructured":"QEMU wiki. [n.d.]. Features\/tcg-multithread. https:\/\/wiki.qemu.org\/Features\/tcg-multithread QEMU wiki. [n.d.]. Features\/tcg-multithread. https:\/\/wiki.qemu.org\/Features\/tcg-multithread"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326354"}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1","location":"Vancouver BC Canada","acronym":"ASPLOS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3567955.3567962","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3567955.3567962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:14Z","timestamp":1750281974000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3567955.3567962"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,19]]},"references-count":90,"alternative-id":["10.1145\/3567955.3567962","10.1145\/3567955"],"URL":"https:\/\/doi.org\/10.1145\/3567955.3567962","relation":{},"subject":[],"published":{"date-parts":[[2022,12,19]]},"assertion":[{"value":"2022-12-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}