{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:08Z","timestamp":1750308908220,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,12,8]],"date-time":"2022-12-08T00:00:00Z","timestamp":1670457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,12,8]]},"DOI":"10.1145\/3568160.3570227","type":"proceedings-article","created":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T11:17:23Z","timestamp":1669807043000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["More Secure Collaborative APIs resistant to Flush-Based Cache Attacks on Cortex-A9 Based Automotive System"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9879-0260","authenticated-orcid":false,"given":"Jingquan","family":"Ge","sequence":"first","affiliation":[{"name":"Continental-NTU Corporate Lab, SG"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4382-0757","authenticated-orcid":false,"given":"Yuekang","family":"Li","sequence":"additional","affiliation":[{"name":"Continental-NTU Corporate Lab, SG"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8953-0782","authenticated-orcid":false,"given":"Yaowen","family":"Zheng","sequence":"additional","affiliation":[{"name":"Continental-NTU Corporate Lab, SG"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7300-9215","authenticated-orcid":false,"given":"Yang","family":"Liu","sequence":"additional","affiliation":[{"name":"Nanyang Technology University, SG"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1183-4310","authenticated-orcid":false,"given":"Sheikh Mahbub","family":"Habib","sequence":"additional","affiliation":[{"name":"Continental Automotive Technologies GmbH, DE"}]}],"member":"320","published-online":{"date-parts":[[2022,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"271","article-title":"Cache Based Remote Timing Attack on the AES","volume":"2007","author":"Acii\u00e7mez Onur","year":"2007","unstructured":"Onur Acii\u00e7mez, Werner Schindler, and \u00c7etin\u00a0Kaya Ko\u00e7. 2007. Cache Based Remote Timing Attack on the AES. In CT-RSA 2007. 271\u2013286.","journal-title":"CT-RSA"},{"key":"e_1_3_2_1_2_1","first-page":"564","article-title":"Performance Counters to Rescue: A Machine Learning based safeguard against Micro-architectural Side-Channel-Attacks","volume":"2017","author":"Alam Manaar","year":"2017","unstructured":"Manaar Alam, Sarani Bhattacharya, Debdeep Mukhopadhyay, and Sourangshu Bhattacharya. 2017. Performance Counters to Rescue: A Machine Learning based safeguard against Micro-architectural Side-Channel-Attacks. IACR Cryptology ePrint Archive 2017 (2017), 564.","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_3_1","unstructured":"ARM. 2007. PL310 Cache Controller Technical Reference Manual. https:\/\/developer.arm.com\/docs\/ddi0246\/a."},{"key":"e_1_3_2_1_4_1","unstructured":"ARM. 2012. Cortex-A9 MPCore Technical Reference Manual. https:\/\/developer.arm.com\/docs\/ddi0407\/i."},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2012. Cortex-A9 Technical Reference Manual. https:\/\/developer.arm.com\/docs\/ddi0388\/latest."},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. 2014. ARM Architecture Reference Manual: ARMv7-A and ARMv7-R edition. https:\/\/developer.arm.com\/docs\/ddi0406\/c\/arm-architecture-reference-manual-armv7-a-and-armv7-r-edition."},{"key":"e_1_3_2_1_7_1","unstructured":"ARM. 2022. ARM Cortex-A9. https:\/\/en.wikipedia.org\/wiki\/ARM_Cortex-A9."},{"key":"e_1_3_2_1_8_1","unstructured":"Daniel\u00a0J. Bernstein. 2005. Cache-Timing Attacks on AES. https:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf."},{"key":"e_1_3_2_1_9_1","first-page":"235","article-title":"Differential Cache-Collision Timing Attacks on AES with Applications to Embedded CPUs","volume":"2010","author":"Bogdanov Andrey","year":"2010","unstructured":"Andrey Bogdanov, Thomas Eisenbarth, Christof Paar, and Malte Wienecke. 2010. Differential Cache-Collision Timing Attacks on AES with Applications to Embedded CPUs. In CT-RSA 2010. 235\u2013251.","journal-title":"CT-RSA"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_3_2_1_11_1","unstructured":"Chromium. 2015. window.performance.now does not support sub-millisecond precision on Windows. https:\/\/bugs.chromium.org\/p\/chromium\/issues\/detail?id=158234#c110."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"John Demme Matthew Maycock Jared Schmitz Adrian Tang Adam Waksman Simha Sethumadhavan and Salvatore\u00a0J. Stolfo. 2013. On the feasibility of online malware detection with performance counters. In ISCA\u201913. 559\u2013570.","DOI":"10.1145\/2485922.2485970"},{"key":"e_1_3_2_1_13_1","unstructured":"David Fiser and William\u00a0Gamazo Sanchez. 2018. Detecting Attacks that Exploit Meltdown and Spectre with Performance Counters. https:\/\/blog.trendmicro.com\/trendlabs-security-intelligence\/detecting-attacks-that-exploit-meltdown-and-spectre-with-performance-counters\/."},{"key":"e_1_3_2_1_14_1","unstructured":"Linux Foundation. 2022. What is Automotive Grade Linux?https:\/\/www.automotivelinux.org\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_16_1","first-page":"897","article-title":"Cache Template Attacks","volume":"15","author":"Gruss Daniel","year":"2015","unstructured":"Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. 2015. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Security 15. 897\u2013912.","journal-title":"Automating Attacks on Inclusive Last-Level Caches. In USENIX Security"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_18_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Software Developer\u00a1\u00afs Manual. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-software-developer-manual-325462.html."},{"key":"e_1_3_2_1_19_1","first-page":"377","article-title":"MASCAT","volume":"2018","author":"Irazoqui Gorka","year":"2018","unstructured":"Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2018. MASCAT: Preventing Microarchitectural Attacks Before Distribution. In CODASPY 2018. 377\u2013388.","journal-title":"Preventing Microarchitectural Attacks Before Distribution. In CODASPY"},{"key":"e_1_3_2_1_20_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P\u201919)","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P\u201919)."},{"key":"e_1_3_2_1_21_1","first-page":"549","article-title":"ARMageddon","volume":"16","author":"Lipp Moritz","year":"2016","unstructured":"Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Cl\u00e9mentine Maurice, and Stefan Mangard. 2016. ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security 16. 549\u2013564.","journal-title":"Cache Attacks on Mobile Devices. In USENIX Security"},{"key":"e_1_3_2_1_22_1","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In 27th USENIX Security Symposium (USENIX Security 18). 973\u2013990."},{"key":"e_1_3_2_1_23_1","unstructured":"H.J. Lu. 2018. [PATCH 0\/5] x86: CVE-2017-5715 aka Spectre. https:\/\/gcc.gnu.org\/ml\/gcc-patches\/2018-01\/msg00422.html."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128817.1128887"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_27_1","first-page":"169","article-title":"Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel","volume":"2002","author":"Page Dan","year":"2002","unstructured":"Dan Page. 2002. Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel. IACR Cryptology ePrint Archive 2002 (2002), 169.","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1363-4127(03)00104-3"},{"key":"e_1_3_2_1_29_1","volume-title":"NSS","author":"Spreitzer Raphael","year":"2013","unstructured":"Raphael Spreitzer and Thomas Plos. 2013. On the Applicability of Time-Driven Cache Attacks on Mobile Devices. In Network and System Security, NSS 2013. 656\u2013662."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2724966.2725064"},{"key":"e_1_3_2_1_31_1","volume-title":"Cryptanalysis of DES Implemented on Computers with Cache. In CHES","author":"Tsunoo Yukiyasu","year":"2003","unstructured":"Yukiyasu Tsunoo, Teruo Saito, Tomoyasu Suzaki, Maki Shigeri, and Hiroshi Miyauchi. 2003. Cryptanalysis of DES Implemented on Computers with Cache. In CHES 2003. 62\u201376."},{"key":"e_1_3_2_1_32_1","unstructured":"W3C. 2016. High Resolution Time Level 2. https:\/\/www.w3.org\/TR\/hr-time\/."},{"key":"e_1_3_2_1_33_1","unstructured":"Guanhua Wang Sudipta Chattopadhyay Ivan Gotovchits Tulika Mitra and Abhik Roychoudhury. 2018. oo7: Low-overhead Defense against Spectre Attacks via Binary Analysis. CoRR abs\/1807.05843(2018). arxiv:1807.05843"},{"key":"e_1_3_2_1_34_1","volume-title":"FC 2012. 314\u2013328","author":"Wei\u00df Michael","year":"2012","unstructured":"Michael Wei\u00df, Benedikt Heinz, and Frederic Stumpf. 2012. A Cache Timing Attack on AES in Virtualization Environments. In FC 2012. 314\u2013328."},{"key":"e_1_3_2_1_35_1","unstructured":"XILINX. 2018. Zynq-7000 All Programmable SoC Technical Reference Manual(v1.12.2). https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug585-Zynq-7000-TRM.pdf."},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the 23rd USENIX Security Symposium. 719\u2013732","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack. In Proceedings of the 23rd USENIX Security Symposium. 719\u2013732."},{"key":"e_1_3_2_1_37_1","unstructured":"Boris Zbarsky. 2015. Clamp the resolution of performance.now() calls to 5us because otherwise we allow various timing attacks that depend on high accuracy timers. https:\/\/hg.mozilla.org\/integration\/mozilla-inbound\/rev\/48ae8b5e62ab."},{"key":"e_1_3_2_1_38_1","first-page":"118","article-title":"CloudRadar","volume":"2016","author":"Zhang Tianwei","year":"2016","unstructured":"Tianwei Zhang, Yinqian Zhang, and Ruby\u00a0B. Lee. 2016. CloudRadar: A Real-Time Side-Channel Attack Detection System in Clouds. In RAID 2016. 118\u2013140.","journal-title":"A Real-Time Side-Channel Attack Detection System in Clouds. In RAID"}],"event":{"name":"CSCS '22: Computer Science in Cars Symposium","sponsor":["SIGAI ACM Special Interest Group on Artificial Intelligence","SIGGRAPH ACM Special Interest Group on Computer Graphics and Interactive Techniques"],"location":"Ingolstadt Germany","acronym":"CSCS '22"},"container-title":["Proceedings of the 6th ACM Computer Science in Cars Symposium"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568160.3570227","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3568160.3570227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:15Z","timestamp":1750281975000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568160.3570227"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,8]]},"references-count":38,"alternative-id":["10.1145\/3568160.3570227","10.1145\/3568160"],"URL":"https:\/\/doi.org\/10.1145\/3568160.3570227","relation":{},"subject":[],"published":{"date-parts":[[2022,12,8]]},"assertion":[{"value":"2022-12-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}