{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T01:23:51Z","timestamp":1768353831187,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","award":["JPNP16007"],"award-info":[{"award-number":["JPNP16007"]}],"id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1145\/3568562.3568634","type":"proceedings-article","created":{"date-parts":[[2022,11,29]],"date-time":"2022-11-29T00:25:01Z","timestamp":1669681501000},"page":"15-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Implementation of a RISC-V SMT Core in an AI processor"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3569-6947","authenticated-orcid":false,"given":"Hidetaro","family":"Tanaka","sequence":"first","affiliation":[{"name":"Tokyo University of Agriculture and Technology, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9753-4273","authenticated-orcid":false,"given":"Tomoaki","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1875-5239","authenticated-orcid":false,"given":"Ryosuke","family":"Higashi","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4353-7900","authenticated-orcid":false,"given":"Tsutomu","family":"Sekibe","sequence":"additional","affiliation":[{"name":"ArchiTek Corporation, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5779-7063","authenticated-orcid":false,"given":"Shuichi","family":"Takada","sequence":"additional","affiliation":[{"name":"ArchiTek Corporation, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7452-2125","authenticated-orcid":false,"given":"Hironori","family":"Nakajo","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology, Japan"}]}],"member":"320","published-online":{"date-parts":[[2022,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2004.10004"},{"key":"e_1_3_2_1_5_1","volume-title":"Hyper-Threading Technology Architecture and Microarchitecture.Intel Technology Journal 6, 1","author":"Marr T","year":"2002","unstructured":"Deborah\u00a0 T Marr , Frank Binns , David\u00a0 L Hill , Glenn Hinton , David\u00a0 A Koufaty , J\u00a0Alan Miller , and Michael Upton . 2002. Hyper-Threading Technology Architecture and Microarchitecture.Intel Technology Journal 6, 1 ( 2002 ), 4\u201315. Deborah\u00a0T Marr, Frank Binns, David\u00a0L Hill, Glenn Hinton, David\u00a0A Koufaty, J\u00a0Alan Miller, and Michael Upton. 2002. Hyper-Threading Technology Architecture and Microarchitecture.Intel Technology Journal 6, 1 (2002), 4\u201315."},{"key":"e_1_3_2_1_6_1","volume-title":"An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. In 2019 International Conference on Field-Programmable Technology (ICFPT). 63\u201371","author":"Mashimo Susumu","year":"2019","unstructured":"Susumu Mashimo , Akifumi Fujita , Reoma Matsuo , Seiya Akaki , Akifumi Fukuda , Toru Koizumi , Junichiro Kadomoto , Hidetsugu Irie , Masahiro Goshima , Koji Inoue , and Ryota Shioya . 2019 . An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. In 2019 International Conference on Field-Programmable Technology (ICFPT). 63\u201371 . https:\/\/doi.org\/10.1109\/ICFPT47387.2019.00016 10.1109\/ICFPT47387.2019.00016 Susumu Mashimo, Akifumi Fujita, Reoma Matsuo, Seiya Akaki, Akifumi Fukuda, Toru Koizumi, Junichiro Kadomoto, Hidetsugu Irie, Masahiro Goshima, Koji Inoue, and Ryota Shioya. 2019. An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. In 2019 International Conference on Field-Programmable Technology (ICFPT). 63\u201371. https:\/\/doi.org\/10.1109\/ICFPT47387.2019.00016"},{"key":"e_1_3_2_1_7_1","volume-title":"riscv-tests. https:\/\/github.com\/riscv-software-src\/riscv-tests Last retrieved","author":"RISC-V.","year":"2022","unstructured":"RISC-V. 2022. riscv-tests. https:\/\/github.com\/riscv-software-src\/riscv-tests Last retrieved in Jan. 3, 2022 . RISC-V. 2022. riscv-tests. https:\/\/github.com\/riscv-software-src\/riscv-tests Last retrieved in Jan. 3, 2022."},{"key":"e_1_3_2_1_8_1","volume-title":"SIG11(ACS3) (aug","author":"Sasada Koichi","year":"2003","unstructured":"Koichi Sasada , Mikiko Sato , Shoji Kawahara , Norito Kato , Masanori Yamato , Hironori Nakajo , and Mitaro Namiki . 2003. Implementation and Evaluation of a Thread Library for Multithreaded Architecture. IPSJ transactions on advanced computing systems (ACS) 44 , SIG11(ACS3) (aug 2003 ), 215\u2013225. In Japanese . Koichi Sasada, Mikiko Sato, Shoji Kawahara, Norito Kato, Masanori Yamato, Hironori Nakajo, and Mitaro Namiki. 2003. Implementation and Evaluation of a Thread Library for Multithreaded Architecture. IPSJ transactions on advanced computing systems (ACS) 44, SIG11(ACS3) (aug 2003), 215\u2013225. In Japanese."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2579198"},{"key":"e_1_3_2_1_10_1","volume-title":"Last retrieved in Jun. 17","author":"Takada Shuichi","year":"2022","unstructured":"Shuichi Takada . 2021. Fusion of Virtual Engine Architecture and RISC-V. RISC-V Alliance. https:\/\/riscv.or.jp\/wp-content\/uploads\/ArchiTek_TAKADA_2021Autumn_RISCV_20211116.pdf In Japanese , Last retrieved in Jun. 17 , 2022 . Shuichi Takada. 2021. Fusion of Virtual Engine Architecture and RISC-V. RISC-V Alliance. https:\/\/riscv.or.jp\/wp-content\/uploads\/ArchiTek_TAKADA_2021Autumn_RISCV_20211116.pdf In Japanese, Last retrieved in Jun. 17, 2022."},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications & Conference on Real-Time Computing Systems and Applications, PDPTA 2006","volume":"2","author":"Tate Ippei","year":"2006","unstructured":"Ippei Tate , Yoshiyasu Ogasawara , Mikiko Sato , Koichi Sasada , Kaname Uchikura , Kazunari Asano , Satoshi Watanabe , Mitaro Namiki , and Hironori Nakajo . 2006 . A Model of Implementable SMT Processor on FPGA . In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications & Conference on Real-Time Computing Systems and Applications, PDPTA 2006 , Las Vegas, Nevada, USA , June 26-29, 2006, Volume 2 , Hamid\u00a0R. Arabnia (Ed.). CSREA Press, 909\u2013915. Ippei Tate, Yoshiyasu Ogasawara, Mikiko Sato, Koichi Sasada, Kaname Uchikura, Kazunari Asano, Satoshi Watanabe, Mitaro Namiki, and Hironori Nakajo. 2006. A Model of Implementable SMT Processor on FPGA. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications & Conference on Real-Time Computing Systems and Applications, PDPTA 2006, Las Vegas, Nevada, USA, June 26-29, 2006, Volume 2, Hamid\u00a0R. Arabnia (Ed.). CSREA Press, 909\u2013915."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/232974.232993"},{"key":"e_1_3_2_1_13_1","first-page":"2","article-title":"Simultaneous Multithreading","volume":"23","author":"Tullsen M.","year":"1995","unstructured":"Dean\u00a0 M. Tullsen , Susan\u00a0 J. Eggers , and Henry\u00a0 M. Levy . 1995 . Simultaneous Multithreading : Maximizing on-Chip Parallelism. SIGARCH Comput. Archit. News 23 , 2 (may 1995), 392\u2013403. DOI:10.1145\/225830.224449. 10.1145\/225830.224449 Dean\u00a0M. Tullsen, Susan\u00a0J. Eggers, and Henry\u00a0M. Levy. 1995. Simultaneous Multithreading: Maximizing on-Chip Parallelism. SIGARCH Comput. Archit. News 23, 2 (may 1995), 392\u2013403. DOI:10.1145\/225830.224449.","journal-title":"Maximizing on-Chip Parallelism. SIGARCH Comput. Archit. News"},{"key":"e_1_3_2_1_14_1","volume-title":"Document Version 20191213","author":"Waterman Andrew","unstructured":"Andrew Waterman and Krste Asanovi\u0107 . 2019. The RISC-V Instruction Set Manual, Volume I: User-Level ISA , Document Version 20191213 . RISC-V Foundation . Andrew Waterman and Krste Asanovi\u0107. 2019. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213. RISC-V Foundation."},{"key":"e_1_3_2_1_15_1","volume-title":"SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Fourth Workshop on Computer Architecture Research with RISC-V.","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao , Ben Korpan , Abraham Gonzalez , and Krste Asanovic . 2020 . SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Fourth Workshop on Computer Architecture Research with RISC-V. Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Fourth Workshop on Computer Architecture Research with RISC-V."}],"event":{"name":"SoICT 2022: The 11th International Symposium on Information and Communication Technology","location":"Hanoi Vietnam","acronym":"SoICT 2022"},"container-title":["The 11th International Symposium on Information and Communication Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568562.3568634","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3568562.3568634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:40Z","timestamp":1750186840000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568562.3568634"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":14,"alternative-id":["10.1145\/3568562.3568634","10.1145\/3568562"],"URL":"https:\/\/doi.org\/10.1145\/3568562.3568634","relation":{},"subject":[],"published":{"date-parts":[[2022,12]]},"assertion":[{"value":"2022-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}