{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:32Z","timestamp":1751094272560,"version":"3.41.0"},"reference-count":38,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2022,12,9]],"date-time":"2022-12-09T00:00:00Z","timestamp":1670544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2023,1,31]]},"abstract":"<jats:p>Cryptography hardware is vulnerable to side-channel (SC) attacks on power supply current flow and electromagnetic (EM) emission. This article proposes simulation-based power and EM side-channel leakage analysis (SCLA) techniques on a cryptographic integrated circuit (IC) chip in system level assembly. SCLA measures SC leakage metrics including T-score, SC leakage score, and the number of measurement traces to disclosure, leveraged by a secure system-on-chip design flow toward SC attack resiliency and SC leakage sign off. Power SCLA features the tracking of security sensitive registers within cryptographic logic paths and the automatic assignments of probe points on associated physical power nets. Power supply current traces are efficiently simulated for the large set of input payloads, with direct vector-based and vector-less random switching controls. EM SCLA evaluates magnetic fields created by every piece of metal wiring in metal stacks where power supply current of cryptographic processing flows. The EM emission and EM SCLA from the backside Si surface of an IC chip in flip-chip packaging are experimentally examined with a 0.13 \u03bcm test chip. The proposed simulation-based SCLA exhibits the SC leakage metrics of on-chip location and direction dependency as accurately as in the measurements.<\/jats:p>","DOI":"10.1145\/3568957","type":"journal-article","created":{"date-parts":[[2022,10,20]],"date-time":"2022-10-20T11:48:38Z","timestamp":1666266518000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Silicon-correlated Simulation Methodology of EM Side-channel Leakage Analysis"],"prefix":"10.1145","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1590-4822","authenticated-orcid":false,"given":"Kazuki","family":"Monta","sequence":"first","affiliation":[{"name":"Kobe University, Graduate School of Science, Technology and Innovation, Nada-ku, Kobe, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7432-6722","authenticated-orcid":false,"given":"Lang","family":"Lin","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9789-9918","authenticated-orcid":false,"given":"Jimin","family":"Wen","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5355-5825","authenticated-orcid":false,"given":"Harsh","family":"Shrivastav","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8938-966X","authenticated-orcid":false,"given":"Calvin","family":"Chow","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2231-9832","authenticated-orcid":false,"given":"Hua","family":"Chen","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3907-9943","authenticated-orcid":false,"given":"Joao","family":"Geada","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8009-1314","authenticated-orcid":false,"given":"Sreeja","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5687-6237","authenticated-orcid":false,"given":"Nitin","family":"Pundir","sequence":"additional","affiliation":[{"name":"University of Florida, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2524-0935","authenticated-orcid":false,"given":"Norman","family":"Chang","sequence":"additional","affiliation":[{"name":"Ansys Inc., Zanker Road, San Jose CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0625-9107","authenticated-orcid":false,"given":"Makoto","family":"Nagata","sequence":"additional","affiliation":[{"name":"Kobe University, Graduate School of Science, Technology and Innovation"}]}],"member":"320","published-online":{"date-parts":[[2022,12,9]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_3_1_3_2","first-page":"16","volume-title":"Cryptographic Hardware and Embedded Systems","author":"Brier Eric","year":"2004","unstructured":"Eric Brier, Christophe Clavier, and Francis Olivier. 2004. Correlation power analysis with a leakage model. In Cryptographic Hardware and Embedded Systems, MarcJoye and Jean-Jacques Quisquater (Eds.). Springer, 16\u201329."},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_21"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45418-7_17"},{"key":"e_1_3_1_6_2","first-page":"29\u201445","article-title":"The EM side-channel(s)","volume":"2523","author":"Agrawal D.","year":"2002","unstructured":"D. Agrawal, B. Archambeault, J. R. Rao, and P. Rohatgi. 2002. The EM side-channel(s). Cryptogr. Hardw. Embed. Syst., Lecture Notes Comput. Sci. 2523 (2002), 29\u201445.","journal-title":"Cryptogr. Hardw. Embed. Syst., Lecture Notes Comput. Sci."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090743"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2005.12.013"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_15"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"e_1_3_1_14_2","article-title":"Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order","author":"Gross H.","year":"2016","unstructured":"H. Gross, S. Mangard, and T. Korak. 2016. Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order. Cryptology ePrint Archive, Report 2016\/486. Retrieved from http:\/\/eprint.iacr.org\/2016\/486.","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_1_15_2","volume-title":"Proceedings of the Conference on Engineering Simulations for Cyber-Physical Systems (ES4CPS\u201914)","author":"Bhasin Shivam","year":"2014","unstructured":"Shivam Bhasin, Jean-Luc Danger, Tarik Graba, Yves Mathieu, Daisuke Fujimoto, and Makoto Nagata. 2014. Physical security evaluation at an early design-phase: A side-channel aware simulation methodology. In Proceedings of the Conference on Engineering Simulations for Cyber-Physical Systems (ES4CPS\u201914). ACM."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0080-z"},{"key":"e_1_3_1_17_2","first-page":"230","article-title":"Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology","volume":"4","author":"Regazzoni Francesco","year":"2009","unstructured":"Francesco Regazzoni, Thomas Eisenbarth, Axel Poschmann, Johann Groschadl, Frank K. Gurkaynak, Marco Macchetti, Zeynep Toprak Deniz, Laura Pozzi, Christof Paar, Yusuf Leblebici, and Paolo Ienne. 2009. Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology. Trans. Comput. Sci. IV, Special Issue Secur. Comput. 4 (2009), 230\u2013243.","journal-title":"Trans. Comput. Sci. IV, Special Issue Secur. Comput."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065640"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116468"},{"key":"e_1_3_1_20_2","unstructured":"Journal of Cryptographic Engineering"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/LEMCPA.2020.2978624"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116483"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_15"},{"key":"e_1_3_1_24_2","first-page":"133","article-title":"Fast and comprehensive simulation methodology for layout-based power-noise side-channel leakage analysis","author":"Lin L.","year":"2020","unstructured":"L. Lin, Dinesh Selvakumaran, Deqi Zhu, Norman Chang, Calvin Chow, Makoto Nagata, and Kazuki Monta. 2020. Fast and comprehensive simulation methodology for layout-based power-noise side-channel leakage analysis. In Proceedings of the IEEE International Symposium on Smart Electronic Systems (iSES\u201920), 133\u2013138. DOI:10.1109\/iSES50453.2020.00038","journal-title":"Proceedings of the IEEE International Symposium on Smart Electronic Systems (iSES\u201920)"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702270"},{"key":"e_1_3_1_26_2","first-page":"509","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference","author":"Lin Shen","year":"2004","unstructured":"Shen Lin et al. 2004. Full-chip vectorless dynamic power integrity analysis and verification against 100uV\/100ps-resolution measurement. In Proceedings of the IEEE Custom Integrated Circuits Conference, 509\u2013512. DOI:10.1109\/CICC.2004.1358869"},{"key":"e_1_3_1_27_2","unstructured":"Ansys RedHawk-SC Digital Power Integrity Signoff. 2022. Retrieved from https:\/\/www.ansys.com\/ja-jp\/products\/semiconductors\/ansys-redhawk-sc."},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/iSES50453.2020.00038"},{"key":"e_1_3_1_29_2","first-page":"317","volume-title":"Proceedings of the IEEE International Symposium on Electromagnetic Compatibility (EMC\u201910)","author":"Yu Z.","year":"2010","unstructured":"Z. Yu, J. Koo, J. A. Mix, K. Slattery, and J. Fan. 2010. Extracting physical IC models using near-field scanning. In Proceedings of the IEEE International Symposium on Electromagnetic Compatibility (EMC\u201910), 317\u2013320."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2207726"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2006.890168"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2007.902194"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3383445"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/2676548"},{"key":"e_1_3_1_35_2","volume-title":"Proceedings of the International Cryptographic Module Conference","author":"Cooper J.","year":"2013","unstructured":"J. Cooper, E. DeMulder, G. Goodwill, J. Jaffe, G. Kenworthy, and P. Rohatgi. 2013. Test vector leakage assessment (TVLA) methodology in practice. In Proceedings of the International Cryptographic Module Conference."},{"key":"e_1_3_1_36_2","volume-title":"Proceedings of the NIST Non-Invasive Attack Testing Workshop","author":"Goodwill G.","year":"2011","unstructured":"G. Goodwill, B. Jun, J. Jaffe, and P. Rohatgi. 2011. A testing methodology for side-channel resistance validation. In Proceedings of the NIST Non-Invasive Attack Testing Workshop."},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3092297"},{"key":"e_1_3_1_38_2","unstructured":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_39_2","first-page":"123","article-title":"Efficient simulation of EM side-channel attack resilience","author":"Kumar A.","year":"2017","unstructured":"A. Kumar, C. Scarborough, A. Yilmaz, and M. Orshansky. 2017. Efficient simulation of EM side-channel attack resilience. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 123\u2013130. DOI:10.1109\/ICCAD.2017.8203769","journal-title":"In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568957","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3568957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:10Z","timestamp":1750182550000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568957"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,9]]},"references-count":38,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,1,31]]}},"alternative-id":["10.1145\/3568957"],"URL":"https:\/\/doi.org\/10.1145\/3568957","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2022,12,9]]},"assertion":[{"value":"2021-12-15","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-10-13","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-12-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}