{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T02:46:27Z","timestamp":1783737987847,"version":"3.55.0"},"reference-count":189,"publisher":"Association for Computing Machinery (ACM)","issue":"11","license":[{"start":{"date-parts":[[2023,2,9]],"date-time":"2023-02-09T00:00:00Z","timestamp":1675900800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2023,11,30]]},"abstract":"<jats:p>Non-relational database systems (NRDS) such as graph and key-value have gained attention in various trending business and analytical application domains. However, while CPU performance scaling becomes increasingly more difficult, field-programmable gate arrays (FPGA)- accelerated NRDS have not been systematically studied yet. This survey describes and categorizes the inherent differences and non-trivial tradeoffs of relevant NRDS classes (i.e., graph, document, key-value, and wide-column) as well as their commonalities in the context of common design decisions when building such a system with FPGAs. In particular, we highlight accelerator tasks, FPGA placement, accelerator design patterns, and justification for using FPGAs in different system contexts. We close with open research and engineering challenges to outline the future of FPGA-accelerated NRDS.<\/jats:p>","DOI":"10.1145\/3568990","type":"journal-article","created":{"date-parts":[[2022,10,26]],"date-time":"2022-10-26T14:10:07Z","timestamp":1666793407000},"page":"1-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Non-relational Databases on FPGAs: Survey, Design Decisions, Challenges"],"prefix":"10.1145","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6706-0353","authenticated-orcid":false,"given":"Jonas","family":"Dann","sequence":"first","affiliation":[{"name":"SAP SE, Germany and Heidelberg University, Walldorf, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6146-3365","authenticated-orcid":false,"given":"Daniel","family":"Ritter","sequence":"additional","affiliation":[{"name":"SAP SE, Germany and Heidelberg University, Walldorf, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9562-0680","authenticated-orcid":false,"given":"Holger","family":"Fr\u00f6ning","sequence":"additional","affiliation":[{"name":"Heidelberg University, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,2,9]]},"reference":[{"issue":"2","key":"e_1_3_1_2_2","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.2012.33","article-title":"Consistency tradeoffs in modern distributed database system design: CAP is only part of the story","volume":"45","author":"Abadi Daniel","year":"2012","unstructured":"Daniel Abadi. 2012. Consistency tradeoffs in modern distributed database system design: CAP is only part of the story. IEEE Comput. 45, 2 (2012), 37\u201342.","journal-title":"IEEE Comput."},{"key":"e_1_3_1_3_2","first-page":"1","volume-title":"GSCIT","author":"Abidi Abdessalem","year":"2014","unstructured":"Abdessalem Abidi, Belgacem Bouallegue, and Fatma Kahri. 2014. Implementation of elliptic curve digital signature algorithm (ECDSA). In GSCIT. 1\u20136."},{"key":"e_1_3_1_4_2","first-page":"50:1\u201350:12","volume-title":"ICPP","author":"Agostini Matthew","year":"2020","unstructured":"Matthew Agostini, Francis O\u2019Brien, and Tarek S. Abdelrahman. 2020. Balancing graph processing workloads using work stealing on heterogeneous CPU-FPGA systems. In ICPP. ACM, 50:1\u201350:12."},{"key":"e_1_3_1_5_2","volume-title":"CIDR, Online Proceedings","author":"Alonso Gustavo","year":"2020","unstructured":"Gustavo Alonso, Timothy Roscoe, David Cock, Mohsen Ewaida, Kaan Kara, Dario Korolija, David Sidler, and Zeke Wang. 2020. Tackling hardware\/software co-design from a database perspective. In CIDR, Online Proceedings."},{"key":"e_1_3_1_6_2","unstructured":"Austin Appleby. 2016. SMHasher. Retrieved July 20 2022 from https:\/\/github.com\/aappleby\/smhasher."},{"key":"e_1_3_1_7_2","first-page":"609","volume-title":"ISCA","author":"Asiatici Mikhail","year":"2021","unstructured":"Mikhail Asiatici and Paolo Ienne. 2021. Large-scale graph processing on FPGAs with caches for thousands of simultaneous misses. In ISCA. IEEE, 609\u2013622."},{"key":"e_1_3_1_8_2","first-page":"1","volume-title":"ReConFig","author":"Attia Osama G.","year":"2015","unstructured":"Osama G. Attia, Alex Grieve, Kevin R. Townsend, Phillip H. Jones, and Joseph Zambreno. 2015. Accelerating all-pairs shortest path using a message-passing reconfigurable architecture. In ReConFig. 1\u20136."},{"key":"e_1_3_1_9_2","first-page":"228","volume-title":"IPDPS","author":"Attia Osama G.","year":"2014","unstructured":"Osama G. Attia, Tyler Johnson, Kevin Townsend, Phillip H. Jones, and Joseph Zambreno. 2014. CyGraph: A reconfigurable architecture for parallel breadth-first search. In IPDPS. 228\u2013235."},{"issue":"2","key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1109\/TCAD.2017.2706562","article-title":"A template-based design methodology for graph-parallel hardware accelerators","volume":"37","author":"Ayupov Andrey","year":"2018","unstructured":"Andrey Ayupov et\u00a0al. 2018. A template-based design methodology for graph-parallel hardware accelerators. IEEE Trans. CAD Integr. Circ. Syst. 37, 2 (2018), 420\u2013430.","journal-title":"IEEE Trans. CAD Integr. Circ. Syst."},{"key":"e_1_3_1_11_2","volume-title":"Other Conferences","author":"Babb Jonathan","year":"1996","unstructured":"Jonathan Babb, Matthew I. Frank, and Anant Agarwal. 1996. Solving graph problems with dynamic computation structures. In Other Conferences."},{"issue":"3","key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1007\/s13222-018-0294-9","article-title":"Integration of FPGAs in database management systems: Challenges and opportunities","volume":"18","author":"Becher Andreas","year":"2018","unstructured":"Andreas Becher et\u00a0al. 2018. Integration of FPGAs in database management systems: Challenges and opportunities. Datenb.-Spektr. 18, 3 (2018), 145\u2013156.","journal-title":"Datenb.-Spektr."},{"key":"e_1_3_1_13_2","first-page":"192","volume-title":"FPT","author":"Becher Andreas","year":"2015","unstructured":"Andreas Becher, Daniel Ziener, Klaus Meyer-Wegener, and J\u00fcrgen Teich. 2015. A co-design approach for accelerated SQL query processing via FPGA-based data filtering. In FPT. 192\u2013195."},{"key":"e_1_3_1_14_2","unstructured":"Maciej Besta Emanuel Peter Robert Gerstenberger Marc Fischer Micha\u0142 Podstawski Claude Barthels Gustavo Alonso and Torsten Hoefler. 2019. Demystifying graph databases: Analysis and taxonomy of data organization system designs and graph queries. 10.48550\/ARXIV.1910.09017"},{"key":"e_1_3_1_15_2","first-page":"152","volume-title":"FPGA","author":"Besta Maciej","year":"2019","unstructured":"Maciej Besta, Marc Fischer, Tal Ben-Nun, Johannes de Fine Licht, and Torsten Hoefler. 2019. Substream-centric maximum matchings on FPGA. In FPGA. 152\u2013161."},{"key":"e_1_3_1_16_2","unstructured":"Maciej Besta Dimitri Stanojevic Johannes de Fine Licht Tal Ben-Nun and Torsten Hoefler. 2019. Graph processing on FPGAs: taxonomy survey challenges. 10.48550\/ARXIV.1903.06697"},{"key":"e_1_3_1_17_2","first-page":"1","volume-title":"FPT","author":"Betkaoui Brahim","year":"2011","unstructured":"Brahim Betkaoui, David B. Thomas, Wayne Luk, and Natasa Przulj. 2011. A framework for FPGA acceleration of large graph problems: Graphlet counting case study. In FPT. 1\u20138."},{"key":"e_1_3_1_18_2","first-page":"99","volume-title":"FPL","author":"Betkaoui Brahim","year":"2012","unstructured":"Brahim Betkaoui, Yu Wang, David B. Thomas, and Wayne Luk. 2012. Parallel FPGA-based all pairs shortest paths for sparse networks: A human brain connectome case study. In FPL. 99\u2013104."},{"key":"e_1_3_1_19_2","first-page":"8","volume-title":"ASAP","author":"Betkaoui Brahim","year":"2012","unstructured":"Brahim Betkaoui, Yu Wang, David B. Thomas, and Wayne Luk. 2012. A reconfigurable computing approach for efficient and scalable parallel graph exploration. In ASAP. 8\u201315."},{"key":"e_1_3_1_20_2","volume-title":"HotCloud","author":"Blott Michaela","year":"2013","unstructured":"Michaela Blott et\u00a0al. 2013. Achieving 10Gbps line-rate key-value stores with FPGAs. In HotCloud."},{"key":"e_1_3_1_21_2","volume-title":"HotStorage","author":"Blott Michaela","year":"2015","unstructured":"Michaela Blott, Ling Liu, Kimon Karras, and Kees A. Vissers. 2015. Scaling out to a single-node 80Gbps Memcached server with 40 terabytes of memory. In HotStorage."},{"key":"e_1_3_1_22_2","first-page":"152","volume-title":"FCCM","author":"Bondhugula Uday","year":"2006","unstructured":"Uday Bondhugula, Ananth Devulapalli, James Dinan, Joseph Fernando, Pete Wyckoff, Eric Stahlberg, and P. Sadayappan. 2006. Hardware\/software integration for FPGA-based all-pairs shortest-paths. In FCCM. 152\u2013164."},{"key":"e_1_3_1_23_2","volume-title":"IPDPS","author":"Bondhugula Uday","year":"2006","unstructured":"Uday Bondhugula, Ananth Devulapalli, Joseph Fernando, Pete Wyckoff, and P. Sadayappan. 2006. Parallel FPGA-based all-pairs shortest-paths in a directed graph. In IPDPS."},{"key":"e_1_3_1_24_2","doi-asserted-by":"crossref","unstructured":"Tim Bray. 2014. The JavaScript Object Notation (JSON) Data Interchange Format . RFC 8259. RFC Editor.","DOI":"10.17487\/rfc7158"},{"key":"e_1_3_1_25_2","unstructured":"Tim Bray Jean Paoli C. Michael Sperberg-McQueen Eve Maler and Franois Yergeau. 2000. Extensible markup language (XML) 1.0. https:\/\/www.w3.org\/TR\/xml\/."},{"key":"e_1_3_1_26_2","first-page":"1","article-title":"GPU-accelerated database systems: Survey and open challenges","volume":"15","author":"Bre\u00df Sebastian","year":"2014","unstructured":"Sebastian Bre\u00df, Max Heimel, Norbert Siegmund, Ladjel Bellatreche, and Gunter Saake. 2014. GPU-accelerated database systems: Survey and open challenges. Trans. Large-Scale Data- Knowl.-Cent. Syst. 15 (2014), 1\u201335.","journal-title":"Trans. Large-Scale Data- Knowl.-Cent. Syst."},{"issue":"2","key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MC.2012.37","article-title":"CAP twelve years later: How the \u201crules\u201d have changed","volume":"45","author":"Brewer Eric","year":"2012","unstructured":"Eric Brewer. 2012. CAP twelve years later: How the \u201crules\u201d have changed. IEEE Computer 45, 2 (2012), 23\u201329.","journal-title":"IEEE Computer"},{"issue":"4","key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/1978915.1978919","article-title":"Scalable SQL and NoSQL data stores","volume":"39","author":"Cattell Rick","year":"2010","unstructured":"Rick Cattell. 2010. Scalable SQL and NoSQL data stores. SIGMOD Rec. 39, 4 (2010), 12\u201327.","journal-title":"SIGMOD Rec."},{"key":"e_1_3_1_29_2","first-page":"200","volume-title":"IEEE ISPASS","author":"Chalamalasetti Sai Rahul","year":"2012","unstructured":"Sai Rahul Chalamalasetti, Martin Margala, Wim Vanderbauwhede, Mitch Wright, and Parthasarathy Ranganathan. 2012. Evaluating FPGA-acceleration for real-time unstructured search. In IEEE ISPASS. 200\u2013209."},{"key":"e_1_3_1_30_2","first-page":"67","volume-title":"FPL","author":"Chen Xinyu","year":"2019","unstructured":"Xinyu Chen, Ronak Bajaj, Yao Chen, Jiong He, Bingsheng He, Weng-Fai Wong, and Deming Chen. 2019. On-the-fly parallel data shuffling for graph processing on OpenCL-based FPGAs. In FPL. IEEE, 67\u201373."},{"key":"e_1_3_1_31_2","first-page":"937","volume-title":"DAC","author":"Chen Xinyu","year":"2021","unstructured":"Xinyu Chen, Hongshi Tan, Yao Chen, Bingsheng He, Weng-Fai Wong, and Deming Chen. 2021. Skew-oblivious data routing for data intensive applications on FPGAs with HLS. In DAC. 937\u2013942."},{"key":"e_1_3_1_32_2","first-page":"69","volume-title":"FPGA","author":"Chen Xinyu","year":"2021","unstructured":"Xinyu Chen, Hongshi Tan, Yao Chen, Bingsheng He, Weng-Fai Wong, and Deming Chen. 2021. ThunderGP: HLS-based graph processing framework on FPGAs. In FPGA. ACM, 69\u201380."},{"issue":"12","key":"e_1_3_1_33_2","doi-asserted-by":"crossref","first-page":"1804","DOI":"10.14778\/2824032.2824077","article-title":"One trillion edges: Graph processing at Facebook-scale","volume":"8","author":"Ching Avery","year":"2015","unstructured":"Avery Ching, Sergey Edunov, Maja Kabiljo, Dionysios Logothetis, and Sambavi Muthukrishnan. 2015. One trillion edges: Graph processing at Facebook-scale. Proc. VLDB 8, 12 (2015), 1804\u20131815.","journal-title":"Proc. VLDB"},{"key":"e_1_3_1_34_2","first-page":"1","volume-title":"VLSI-DAT","author":"Cho Jae Min","year":"2014","unstructured":"Jae Min Cho and Kiyoung Choi. 2014. An FPGA implementation of high-throughput key-value store using Bloom filter. In VLSI-DAT. 1\u20134."},{"key":"e_1_3_1_35_2","first-page":"319","volume-title":"CHES","author":"Chodowiec Pawel","year":"2003","unstructured":"Pawel Chodowiec and Kris Gaj. 2003. Very compact FPGA implementation of the AES algorithm. In CHES, Vol. 2779. 319\u2013333."},{"key":"e_1_3_1_36_2","unstructured":"James Clark and Steve DeRose. 1999. XML path language (XPath). https:\/\/www.w3.org\/TR\/1999\/REC-xpath-19991116\/."},{"key":"e_1_3_1_37_2","first-page":"143","volume-title":"ACM SoCC","author":"Cooper Brian F.","year":"2010","unstructured":"Brian F. Cooper, Adam Silberstein, Erwin Tam, Raghu Ramakrishnan, and Russell Sears. 2010. Benchmarking cloud serving systems with YCSB. In ACM SoCC. 143\u2013154."},{"key":"e_1_3_1_38_2","first-page":"105","volume-title":"FPGA","author":"Dai Guohao","year":"2016","unstructured":"Guohao Dai, Yuze Chi, Yu Wang, and Huazhong Yang. 2016. FPGP: Graph processing framework on FPGA a case study of breadth-first search. In FPGA. 105\u2013110."},{"key":"e_1_3_1_39_2","first-page":"217","volume-title":"FPGA","author":"Dai Guohao","year":"2017","unstructured":"Guohao Dai, Tianhao Huang, Yuze Chi, Ningyi Xu, Yu Wang, and Huazhong Yang. 2017. ForeGraph: Exploring large-scale graph processing on multi-FPGA architecture. In FPGA. 217\u2013226."},{"key":"e_1_3_1_40_2","first-page":"199","volume-title":"FPGA","author":"Dai Zefu","year":"2010","unstructured":"Zefu Dai, Nick Ni, and Jianwen Zhu. 2010. A 1 cycle-per-byte XML parsing accelerator. In FPGA. 199\u2013208."},{"key":"e_1_3_1_41_2","first-page":"652","volume-title":"IPPS","author":"Dandalis Andreas","year":"1999","unstructured":"Andreas Dandalis, Alessandro Mei, and Viktor K. Prasanna. 1999. Domain specific mapping for solving graph problems on reconfigurable devices. In IPPS. 652\u2013660."},{"key":"e_1_3_1_42_2","first-page":"3:1\u20133:10","volume-title":"GRADES-NDA","author":"Dann Jonas","year":"2021","unstructured":"Jonas Dann, Daniel Ritter, and Holger Fr\u00f6ning. 2021. Demystifying memory access patterns of FPGA-based graph processing accelerators. In GRADES-NDA. ACM, 3:1\u20133:10."},{"key":"e_1_3_1_43_2","first-page":"101","volume-title":"BTW","author":"Dann Jonas","year":"2021","unstructured":"Jonas Dann, Daniel Ritter, and Holger Fr\u00f6ning. 2021. Exploring memory access patterns for graph processing accelerators. In BTW. 101\u2013122."},{"key":"e_1_3_1_44_2","article-title":"GraphScale: Scalable bandwidth-efficient graph processing on FPGAs","volume":"2206","author":"Dann Jonas","year":"2022","unstructured":"Jonas Dann, Daniel Ritter, and Holger Fr\u00f6ning. 2022. GraphScale: Scalable bandwidth-efficient graph processing on FPGAs. CoRR abs\/2206.08432 (2022).","journal-title":"CoRR"},{"key":"e_1_3_1_45_2","first-page":"3:1\u20133:7","volume-title":"DaMoN","author":"Dann Jonas","year":"2022","unstructured":"Jonas Dann, Royden Wagner, Daniel Ritter, Christian Faerber, and Holger Fr\u00f6ning. 2022. PipeJSON: Parsing JSON at line speed on FPGAs. In DaMoN. 3:1\u20133:7."},{"issue":"2","key":"e_1_3_1_46_2","first-page":"40:1\u201340:43","article-title":"A survey on NoSQL stores","volume":"51","author":"Davoudian Ali","year":"2018","unstructured":"Ali Davoudian, Liu Chen, and Mengchi Liu. 2018. A survey on NoSQL stores. ACM Comput. Surv. 51, 2 (2018), 40:1\u201340:43.","journal-title":"ACM Comput. Surv."},{"key":"e_1_3_1_47_2","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1145\/1294261.1294281","volume-title":"SOSP","author":"DeCandia Giuseppe","year":"2007","unstructured":"Giuseppe DeCandia et\u00a0al. 2007. Dynamo: Amazon\u2019s highly available key-value store. In SOSP. 205\u2013220."},{"key":"e_1_3_1_48_2","first-page":"143","volume-title":"FCCM","author":"DeLorimier Michael","year":"2006","unstructured":"Michael DeLorimier et\u00a0al. 2006. GraphStep: A system architecture for sparse-graph algorithms. In FCCM. 143\u2013151."},{"issue":"5","key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","article-title":"Design of ion-implanted MOSFET\u2019s with very small physical dimensions","volume":"9","author":"Dennard Robert H.","year":"1974","unstructured":"Robert H. Dennard, Fritz H. Gaensslen, V. Leo Rideout, Ernest Bassous, and Andre R. LeBlanc. 1974. Design of ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE J. Solid-State Circ. 9, 5 (1974), 256\u2013268.","journal-title":"IEEE J. Solid-State Circ."},{"key":"e_1_3_1_50_2","first-page":"138","volume-title":"ReConFig","author":"El-Hassan Fadi","year":"2010","unstructured":"Fadi El-Hassan and Dan Ionescu. 2010. A hardware architecture of an XML\/XPath broker for content-based publish\/subscribe systems. In ReConFig. 138\u2013143."},{"key":"e_1_3_1_51_2","first-page":"215","volume-title":"FPL","author":"Engelhardt Nina","year":"2018","unstructured":"Nina Engelhardt, C.-H. Dominic Hung, and Hayden Kwok-Hay So. 2018. Performance-driven system generation for distributed vertex-centric graph processing on multi-FPGA systems. In FPL. 215\u2013218."},{"key":"e_1_3_1_52_2","first-page":"1","volume-title":"FPL","author":"Engelhardt Nina","year":"2016","unstructured":"Nina Engelhardt and Hayden Kwok-Hay So. 2016. GraVF: A vertex-centric distributed graph processing framework on FPGAs. In FPL. 1\u20134."},{"key":"e_1_3_1_53_2","unstructured":"Dhruba Borthakur et al.2022. RocksDB Overview. Retrieved July 20 2022 from https:\/\/github.com\/facebook\/rocksdb\/wiki\/RocksDB-Overview."},{"key":"e_1_3_1_54_2","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139015165","volume-title":"Graph Algorithms","author":"Even Shimon","year":"2011","unstructured":"Shimon Even. 2011. Graph Algorithms. Cambridge University Press, Cambridge, UK."},{"issue":"1","key":"e_1_3_1_55_2","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/s00778-019-00581-w","article-title":"In-memory database acceleration on FPGAs: A survey","volume":"29","author":"Fang Jian","year":"2020","unstructured":"Jian Fang, Yvo T. B. Mulder, Jan Hidders, Jinho Lee, and H. Peter Hofstee. 2020. In-memory database acceleration on FPGAs: A survey. VLDB J. 29, 1 (2020), 33\u201359.","journal-title":"VLDB J."},{"key":"e_1_3_1_56_2","first-page":"208","volume-title":"DAC","author":"Finnerty Eric","year":"2019","unstructured":"Eric Finnerty, Zachary Sherer, Hang Liu, and Yan Luo. 2019. Dr. BFS: Data centric breadth-first search on FPGAs. In DAC. 208."},{"key":"e_1_3_1_57_2","unstructured":"Apache Software Foundation. 2022. Apache CouchDB Documentation. Retrieved July 2022 from https:\/\/docs.couchdb.org\/en\/stable."},{"key":"e_1_3_1_58_2","first-page":"36","volume-title":"FCCM","author":"Fowers Jeremy","year":"2014","unstructured":"Jeremy Fowers, Kalin Ovtcharov, Karin Strauss, Eric S. Chung, and Greg Stitt. 2014. A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication. In FCCM. IEEE Computer Society, 36\u201343."},{"key":"e_1_3_1_59_2","first-page":"1433","volume-title":"SIGMOD","author":"Francis Nadime","year":"2018","unstructured":"Nadime Francis et\u00a0al. 2018. Cypher: An evolving query language for property graphs. In SIGMOD. 1433\u20131445."},{"key":"e_1_3_1_60_2","unstructured":"Phil Francisco. 2011. The Netezza Data Appliance Architecture: A Platform for High Performance Data Warehousing and Analytics . IBM Redbooks."},{"key":"e_1_3_1_61_2","article-title":"A survey on NoSQL databases","author":"Gajendran Santhosh Kumar","year":"2012","unstructured":"Santhosh Kumar Gajendran. 2012. A survey on NoSQL databases. University of Illinois.","journal-title":"University of Illinois"},{"issue":"3","key":"e_1_3_1_62_2","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1007\/s00450-016-0334-3","article-title":"NoSQL database systems: A survey and decision guidance","volume":"32","author":"Gessert Felix","year":"2017","unstructured":"Felix Gessert, Wolfram Wingerath, Steffen Friedrich, and Norbert Ritter. 2017. NoSQL database systems: A survey and decision guidance. Comput. Sci. Res. Dev. 32, 3-4 (2017), 353\u2013365.","journal-title":"Comput. Sci. Res. Dev."},{"key":"e_1_3_1_63_2","unstructured":"Saugata Ghose Tianshi Li Nastaran Hajinazar Damla Senol Cali and Onur Mutlu. 2019. Understanding the interactions of workloads and DRAM types: A comprehensive experimental study. 10.48550\/ARXIV.1902.07609"},{"key":"e_1_3_1_64_2","first-page":"1","volume-title":"FPL","author":"Giefers Heiner","year":"2016","unstructured":"Heiner Giefers, Peter W. J. Staar, and Raphael Polig. 2016. Energy-efficient stochastic matrix function estimator for graph analytics on FPGA. In FPL. 1\u20139."},{"key":"e_1_3_1_65_2","article-title":"The Benchmark Handbook for Database and Transasction Systems","author":"Gray Jim","year":"1993","unstructured":"Jim Gray. 1993. The Benchmark Handbook for Database and Transasction Systems. Morgan Kaufmann, Burlington, MA.","journal-title":"Morgan Kaufmann, Burlington, MA"},{"issue":"2","key":"e_1_3_1_66_2","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1007\/s11390-019-1914-z","article-title":"A survey on graph processing accelerators: Challenges and opportunities","volume":"34","author":"Gui Chuangyi","year":"2019","unstructured":"Chuangyi Gui, Long Zheng, Bingsheng He, Cheng Liu, Xinyu Chen, Xiaofei Liao, and Hai Jin. 2019. A survey on graph processing accelerators: Challenges and opportunities. J. Comput. Sci. Technol. 34, 2 (2019), 339\u2013371.","journal-title":"J. Comput. Sci. Technol."},{"key":"e_1_3_1_67_2","first-page":"160","volume-title":"Architecture of Computing Systems","author":"Hampel Volker","year":"2012","unstructured":"Volker Hampel, Thilo Pionteck, and Erik Maehle. 2012. An approach for performance estimation of hybrid systems with FPGAs and GPUs as coprocessors. In Architecture of Computing Systems. 160\u2013171."},{"issue":"2","key":"e_1_3_1_68_2","article-title":"Survey on NoSQL database technology","volume":"2","author":"He Changlin","year":"2015","unstructured":"Changlin He. 2015. Survey on NoSQL database technology. J. Appl. Sci. Eng. Innov. 2, 2 (2015).","journal-title":"J. Appl. Sci. Eng. Innov."},{"issue":"2","key":"e_1_3_1_69_2","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1145\/3282307","article-title":"A new golden age for computer architecture","volume":"62","author":"Hennessy John L.","year":"2019","unstructured":"John L. Hennessy and David A. Patterson. 2019. A new golden age for computer architecture. Commun. ACM 62, 2 (2019), 48\u201360.","journal-title":"Commun. ACM"},{"key":"e_1_3_1_70_2","first-page":"1","volume-title":"ICCAD","author":"Hu Yuwei","year":"2021","unstructured":"Yuwei Hu, Yixiao Du, Ecenur Ustun, and Zhiru Zhang. 2021. GraphLily: Accelerating graph linear algebra on HBM-equipped FPGAs. In ICCAD. IEEE, 1\u20139."},{"key":"e_1_3_1_71_2","first-page":"651","volume-title":"SIGMOD","author":"Huang Gui","year":"2019","unstructured":"Gui Huang et\u00a0al. 2019. X-engine: An optimized storage engine for large-scale E-commerce transaction processing. In SIGMOD. ACM, 651\u2013665."},{"key":"e_1_3_1_72_2","first-page":"108","volume-title":"CCF National Conference on Compujter Engineering and Technology","author":"Huang Linan","year":"2014","unstructured":"Linan Huang, Jiang Jiang, Chang Wang, Yanghan Wang, and Yan Pei. 2014. A slide-window-based hardware XML parsing accelerator. In CCF National Conference on Compujter Engineering and Technology. Springer, 108\u2013117."},{"key":"e_1_3_1_73_2","first-page":"105","volume-title":"FPGA","author":"Huelsbergen Lorenz","year":"2000","unstructured":"Lorenz Huelsbergen. 2000. A representation for dynamic graphs in reconfigurable hardware and its application to fundamental graph algorithms. In FPGA. 105\u2013115."},{"issue":"6","key":"e_1_3_1_74_2","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1109\/MDT.2008.166","article-title":"Managing security in FPGA-based embedded systems","volume":"25","author":"Huffmire Ted","year":"2008","unstructured":"Ted Huffmire, Brett Brotherton, Timothy Sherwood, Ryan Kastner, Timothy E. Levin, Thuy D. Nguyen, and Cynthia E. Irvine. 2008. Managing security in FPGA-based embedded systems. IEEE Des. Test Comput. 25, 6 (2008), 590\u2013598.","journal-title":"IEEE Des. Test Comput."},{"key":"e_1_3_1_75_2","first-page":"13:1\u201313:3","volume-title":"DaMoN","author":"Istv\u00e1n Zsolt","year":"2020","unstructured":"Zsolt Istv\u00e1n. 2020. Let\u2019s add transactions to FPGA-based key-value stores! In DaMoN. ACM, 13:1\u201313:3."},{"key":"e_1_3_1_76_2","first-page":"1","volume-title":"FPL","author":"Istv\u00e1n Zsolt","year":"2013","unstructured":"Zsolt Istv\u00e1n, Gustavo Alonso, Michaela Blott, and Kees A. Vissers. 2013. A flexible hash table design for 10GBps key-value stores on FPGAs. In FPL. 1\u20138."},{"key":"e_1_3_1_77_2","first-page":"119","volume-title":"FPL","author":"Istv\u00e1n Zsolt","year":"2018","unstructured":"Zsolt Istv\u00e1n, Gustavo Alonso, and Ankit Singla. 2018. Providing multi-tenant services with FPGAs: Case study on a key-value store. In FPL. 119\u2013124."},{"key":"e_1_3_1_78_2","first-page":"204","volume-title":"FCCM","author":"Istv\u00e1n Zsolt","year":"2016","unstructured":"Zsolt Istv\u00e1n, David Sidler, and Gustavo Alonso. 2016. Runtime parameterizable regular expression operators for databases. In FCCM. 204\u2013211."},{"issue":"11","key":"e_1_3_1_79_2","doi-asserted-by":"crossref","first-page":"1202","DOI":"10.14778\/3137628.3137632","article-title":"Caribou: Intelligent distributed storage","volume":"10","author":"Istv\u00e1n Zsolt","year":"2017","unstructured":"Zsolt Istv\u00e1n, David Sidler, and Gustavo Alonso. 2017. Caribou: Intelligent distributed storage. Proc. VLDB 10, 11 (2017), 1202\u20131213.","journal-title":"Proc. VLDB"},{"issue":"4","key":"e_1_3_1_80_2","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1049\/iet-cdt.2009.0072","article-title":"Field programmable gate array-based acceleration of shortest-path computation","volume":"5","author":"Jagadeesh George Rosario","year":"2011","unstructured":"George Rosario Jagadeesh, Thambipillai Srikanthan, and C. M. Lim. 2011. Field programmable gate array-based acceleration of shortest-path computation. IET Comput. Digit. Techn. 5, 4 (2011), 231\u2013237.","journal-title":"IET Comput. Digit. Techn."},{"issue":"1","key":"e_1_3_1_81_2","first-page":"1","article-title":"Cache replacement policies","volume":"14","author":"Jain Akanksha","year":"2019","unstructured":"Akanksha Jain and Calvin Lin. 2019. Cache replacement policies. Synth. Lect. Comput. Arch. 14, 1 (2019), 1\u201387.","journal-title":"Synth. Lect. Comput. Arch."},{"key":"e_1_3_1_82_2","first-page":"1981","volume-title":"ICDCS","author":"Jin Hai","year":"2017","unstructured":"Hai Jin, Pengcheng Yao, Xiaofei Liao, Long Zheng, and Xianliang Li. 2017. Towards dataflow-based graph accelerator. In ICDCS. 1981\u20131992."},{"key":"e_1_3_1_83_2","first-page":"1452","volume-title":"ICDE","author":"Jin Xin","year":"2021","unstructured":"Xin Jin, Zhengyi Yang, Xuemin Lin, Shiyu Yang, Lu Qin, and You Peng. 2021. FAST: FPGA-based subgraph matching on massive graphs. In ICDE. IEEE, 1452\u20131463."},{"key":"e_1_3_1_84_2","first-page":"363","volume-title":"International Conference on Pervasive Computing and Applications","author":"Han Jing","year":"2011","unstructured":"Jing Han, Haihong E, Guan Le, and Jian Du. 2011. Survey on NoSQL database. In International Conference on Pervasive Computing and Applications. 363\u2013366."},{"key":"e_1_3_1_85_2","first-page":"9","volume-title":"ASAP","author":"Kapre Nachiket","year":"2015","unstructured":"Nachiket Kapre. 2015. Custom FPGA-based soft-processors for sparse graph acceleration. In ASAP. 9\u201316."},{"key":"e_1_3_1_86_2","first-page":"239","volume-title":"FPGA","author":"Khoram Soroosh","year":"2018","unstructured":"Soroosh Khoram, Jialiang Zhang, Maxwell Strange, and Jing Li. 2018. Accelerating graph analytics by co-optimizing storage and access on an FPGA-HMC platform. In FPGA. 239\u2013248."},{"issue":"2004","key":"e_1_3_1_87_2","first-page":"1","article-title":"Procedures for performing systematic reviews","volume":"33","author":"Kitchenham Barbara","year":"2004","unstructured":"Barbara Kitchenham. 2004. Procedures for performing systematic reviews. Keele, UK, Keele Univ. 33, 2004 (2004), 1\u201326.","journal-title":"Keele, UK, Keele Univ."},{"key":"e_1_3_1_88_2","first-page":"991","volume-title":"USENIX","author":"Korolija Dario","year":"2020","unstructured":"Dario Korolija, Timothy Roscoe, and Gustavo Alonso. 2020. Do OS abstractions make sense on FPGAs? In USENIX. 991\u20131010."},{"issue":"2","key":"e_1_3_1_89_2","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1145\/1773912.1773922","article-title":"Cassandra: A decentralized structured storage system","volume":"44","author":"Lakshman Avinash","year":"2010","unstructured":"Avinash Lakshman and Prashant Malik. 2010. Cassandra: A decentralized structured storage system. Operat. Syst. Rev. 44, 2 (2010), 35\u201340.","journal-title":"Operat. Syst. Rev."},{"issue":"6","key":"e_1_3_1_90_2","doi-asserted-by":"crossref","first-page":"941","DOI":"10.1007\/s00778-019-00578-5","article-title":"Parsing gigabytes of JSON per second","volume":"28","author":"Langdale Geoff","year":"2019","unstructured":"Geoff Langdale and Daniel Lemire. 2019. Parsing gigabytes of JSON per second. VLDB J. 28, 6 (2019), 941\u2013960.","journal-title":"VLDB J."},{"issue":"2","key":"e_1_3_1_91_2","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/L-CA.2013.17","article-title":"An FPGA-based in-line accelerator for Memcached","volume":"13","author":"Lavasani Maysam","year":"2014","unstructured":"Maysam Lavasani, Hari Angepat, and Derek Chiou. 2014. An FPGA-based in-line accelerator for Memcached. IEEE Comput. Arch. Lett. 13, 2 (2014), 57\u201360.","journal-title":"IEEE Comput. Arch. Lett."},{"issue":"12","key":"e_1_3_1_92_2","doi-asserted-by":"crossref","first-page":"1706","DOI":"10.14778\/3137765.3137776","article-title":"ExtraV: Boosting graph processing near storage with a coherent accelerator","volume":"10","author":"Lee Jinho","year":"2017","unstructured":"Jinho Lee, Heesu Kim, Sungjoo Yoo, Kiyoung Choi, Peter Hofstee, Gi-Joon Nam, Mark Nutter, and Damir A. Jamsek. 2017. ExtraV: Boosting graph processing near storage with a coherent accelerator. Proc. VLDB 10, 12 (2017), 1706\u20131717.","journal-title":"Proc. VLDB"},{"issue":"5","key":"e_1_3_1_93_2","first-page":"473","article-title":"An FPGA implementation for solving the large single-source-shortest-path problem","volume":"63","author":"Lei Guo-Qing","year":"2016","unstructured":"Guo-Qing Lei, Yong Dou, Rongchun Li, and Fei Xia. 2016. An FPGA implementation for solving the large single-source-shortest-path problem. IEEE Trans. Circ. Syst. 63-II, 5 (2016), 473\u2013477.","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_3_1_94_2","volume-title":"Eng. Sci. Technol. Int. J.","author":"Lei Guoqing","year":"2015","unstructured":"Guoqing Lei, Li Rong-chun, and Song Guo. 2015. TorusBFS: A novel message-passing parallel breadth-first search architecture on FPGAs. Eng. Sci. Technol. Int. J. 5 (2015)."},{"key":"e_1_3_1_95_2","first-page":"137","volume-title":"SOSP","author":"Li Bojie","year":"2017","unstructured":"Bojie Li, Zhenyuan Ruan, Wencong Xiao, Yuanwei Lu, Yongqiang Xiong, Andrew Putnam, Enhong Chen, and Lintao Zhang. 2017. KV-Direct: High-performance in-memory key-value store with programmable NIC. In SOSP. 137\u2013152."},{"key":"e_1_3_1_96_2","first-page":"1","volume-title":"FPL","author":"Liang Wei","year":"2016","unstructured":"Wei Liang, Wenbo Yin, Ping Kang, and Lingli Wang. 2016. Memory efficient and high performance key-value store on FPGA using Cuckoo hashing. In FPL. 1\u20134."},{"issue":"2","key":"e_1_3_1_97_2","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MM.2008.31","article-title":"NVIDIA Tesla: A unified graphics and computing architecture","volume":"28","author":"Lindholm Erik","year":"2008","unstructured":"Erik Lindholm, John Nickolls, Stuart F. Oberman, and John Montrym. 2008. NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro 28, 2 (2008), 39\u201355.","journal-title":"IEEE Micro"},{"key":"e_1_3_1_98_2","first-page":"1964","volume-title":"IEEE HPCC","author":"Liu Ke","year":"2019","unstructured":"Ke Liu, Mengying Zhao, Lei Ju, and Zhiping Jia. 2019. Dynamically reconfigurable architecture for high-throughput hash function in key-value store. In IEEE HPCC. 1964\u20131970."},{"key":"e_1_3_1_99_2","unstructured":"John Lockwood. 2020. Achieving a Half-Billion IOPs in a 1U Redis Server with FPGA Acceleration. Retrieved February 2022 from https:\/\/bit.ly\/3GRQOWI."},{"key":"e_1_3_1_100_2","first-page":"68","volume-title":"HOTI","author":"Lockwood John W.","year":"2015","unstructured":"John W. Lockwood and Madhu Monga. 2015. Implementing ultra low latency data center services with programmable logic. In HOTI. 68\u201377."},{"issue":"3","key":"e_1_3_1_101_2","first-page":"55:1\u201355:38","article-title":"Multi-model databases: A new journey to handle the variety of data","volume":"52","author":"Lu Jiaheng","year":"2019","unstructured":"Jiaheng Lu and Irena Holubov\u00e1. 2019. Multi-model databases: A new journey to handle the variety of data. ACM Comput. Surv. 52, 3 (2019), 55:1\u201355:38.","journal-title":"ACM Comput. Surv."},{"key":"e_1_3_1_102_2","volume-title":"International Workshop on High Performance XML Processing","author":"Lunteren Jan Van","year":"2004","unstructured":"Jan Van Lunteren, Ton Engbersen, Joe Bostian, Bill Carey, and Chris Larsson. 2004. XML accelerator engine. In International Workshop on High Performance XML Processing. ACM."},{"key":"e_1_3_1_103_2","first-page":"227","volume-title":"FPGA","author":"Ma Xiaoyu","year":"2017","unstructured":"Xiaoyu Ma, Dan Zhang, and Derek Chiou. 2017. FPGA-accelerated transactional execution of graph workloads. In FPGA. 227\u2013236."},{"key":"e_1_3_1_104_2","first-page":"31","volume-title":"EDGE","author":"Mei Guoqiang","year":"2020","unstructured":"Guoqiang Mei, Rui Hao, Jiangwei Wang, Hongwei Kan, and Rengang Li. 2020. A FPGA based intra-parallel architecture for PageRank graph processing. In EDGE. IEEE, 31\u201338."},{"key":"e_1_3_1_105_2","first-page":"915","volume-title":"FPL","author":"Mencer Oskar","year":"2002","unstructured":"Oskar Mencer, Zhining Huang, and Lorenz Huelsbergen. 2002. HAGAR: Efficient multi-context graph processors. In FPL. 915\u2013924."},{"issue":"1","key":"e_1_3_1_106_2","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1007\/s11227-006-0013-4","article-title":"Computing all-pairs shortest paths on a linear systolic array and hardware realization on a reprogrammable FPGA platform","volume":"40","author":"Milovanovic Emina I.","year":"2007","unstructured":"Emina I. Milovanovic et\u00a0al. 2007. Computing all-pairs shortest paths on a linear systolic array and hardware realization on a reprogrammable FPGA platform. J. Supercomput. 40, 1 (2007), 49\u201366.","journal-title":"J. Supercomput."},{"key":"e_1_3_1_107_2","unstructured":"Abhishek Mitra Marcos R. Vieira Petko Bakalov Walid A. Najjar and Vassilis J. Tsotras. 2009. Boosting XML filtering with a scalable FPGA-based architecture. 10.48550\/ARXIV.0909.1781"},{"key":"e_1_3_1_108_2","unstructured":"MongoDB Inc. 2022. The MongoDB Manual. Retrieved July 20 2022 from https:\/\/docs.mongodb.com\/manual."},{"key":"e_1_3_1_109_2","first-page":"141","volume-title":"HiPEAC","author":"Moussalli Roger","year":"2010","unstructured":"Roger Moussalli, Mariam Salloum, Walid A. Najjar, and Vassilis J. Tsotras. 2010. Accelerating XML query matching through custom stack generation on FPGAs. In HiPEAC. 141\u2013155."},{"key":"e_1_3_1_110_2","first-page":"948","volume-title":"ICDE","author":"Moussalli Roger","year":"2011","unstructured":"Roger Moussalli, Mariam Salloum, Walid A. Najjar, and Vassilis J. Tsotras. 2011. Massively parallel XML twig filtering using dynamic programming on FPGAs. In ICDE. 948\u2013959."},{"key":"e_1_3_1_111_2","first-page":"999","volume-title":"SIGMOD","author":"M\u00fcller Ren\u00e9","year":"2009","unstructured":"Ren\u00e9 M\u00fcller and Jens Teubner. 2009. FPGA: What\u2019s in it for a database? In SIGMOD. 999\u20131004."},{"key":"e_1_3_1_112_2","unstructured":"Neo4j Inc. 2021. Neo4j Documentation. Retrieved July 2022 from https:\/\/neo4j.com\/docs\/."},{"issue":"7","key":"e_1_3_1_113_2","doi-asserted-by":"crossref","first-page":"20130987","DOI":"10.1587\/elex.11.20130987","article-title":"Parallel graph traversal for FPGA","volume":"11","author":"Ni Shi-Ce","year":"2014","unstructured":"Shi-Ce Ni, Yong Dou, Dan Zou, Rongchun Li, and Qiang Wang. 2014. Parallel graph traversal for FPGA. IEICE Electr. Expr. 11, 7 (2014), 20130987.","journal-title":"IEICE Electr. Expr."},{"key":"e_1_3_1_114_2","first-page":"25","volume-title":"FCCM","author":"Nurvitadhi Eriko","year":"2014","unstructured":"Eriko Nurvitadhi, Gabriel Weisz, Yu Wang, Skand Hurkat, Marie Nguyen, James C. Hoe, Jos\u00e9 F. Mart\u00ednez, and Carlos Guestrin. 2014. GraphGen: An FPGA framework for vertex-centric graph computation. In FCCM. 25\u201328."},{"key":"e_1_3_1_115_2","first-page":"26","volume-title":"IPDPS","author":"O\u2019Brien Francis","year":"2021","unstructured":"Francis O\u2019Brien, Matthew Agostini, and Tarek S. Abdelrahman. 2021. A streaming accelerator for heterogeneous CPU-FPGA processing of graph applications. In IPDPS. IEEE, 26\u201335."},{"key":"e_1_3_1_116_2","first-page":"111","volume-title":"FPGA","author":"Oguntebi Tayo","year":"2016","unstructured":"Tayo Oguntebi and Kunle Olukotun. 2016. GraphOps: A dataflow library for graph analytics acceleration. In FPGA. 111\u2013117."},{"key":"e_1_3_1_117_2","first-page":"183","volume-title":"FREENIX","author":"Olson Michael A.","year":"1999","unstructured":"Michael A. Olson, Keith Bostic, and Margo I. Seltzer. 1999. Berkeley DB. In FREENIX. USENIX, 183\u2013191."},{"key":"e_1_3_1_118_2","first-page":"211","volume-title":"FCCM","author":"Owaida Muhsen","year":"2017","unstructured":"Muhsen Owaida, David Sidler, Kaan Kara, and Gustavo Alonso. 2017. Centaur: A framework for hybrid CPU-FPGA databases. In FCCM. 211\u2013218."},{"key":"e_1_3_1_119_2","first-page":"166","volume-title":"ISCA","author":"Ozdal Muhammet Mustafa","year":"2016","unstructured":"Muhammet Mustafa Ozdal, Serif Yesil, Taemin Kim, Andrey Ayupov, John Greth, Steven M. Burns, and \u00d6zcan \u00d6zturk. 2016. Energy efficient architecture for graph analytics accelerators. In ISCA. 166\u2013177."},{"issue":"4","key":"e_1_3_1_120_2","first-page":"36:1\u201336:24","article-title":"Performance of partial reconfiguration in FPGA systems: A survey and a cost model","volume":"4","author":"Papadimitriou Kyprianos","year":"2011","unstructured":"Kyprianos Papadimitriou, Apostolos Dollas, and Scott Hauck. 2011. Performance of partial reconfiguration in FPGA systems: A survey and a cost model. ACM Trans. Reconfig. Technol. Syst. 4, 4 (2011), 36:1\u201336:24.","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"e_1_3_1_121_2","first-page":"125","volume-title":"FPL","author":"Papaphilippou Philippos","year":"2018","unstructured":"Philippos Papaphilippou and Wayne Luk. 2018. Accelerating database systems using FPGAs: A survey. In FPL. 125\u2013130."},{"key":"e_1_3_1_122_2","first-page":"1","volume-title":"FPT","author":"Peltenburg Johan","year":"2021","unstructured":"Johan Peltenburg, \u00c1kos Hadnagy, Matthijs Brobbel, Robert Morrow, and Zaid Al-Ars. 2021. Tens of gigabytes per second JSON-to-arrow conversion with FPGA accelerators. In FPT. IEEE, 1\u20139."},{"key":"e_1_3_1_123_2","unstructured":"Mohan Potheri. 2019. Accelerating Virtualized Cassandra Databases with FPGA. Retrieved February 2022 from https:\/\/bit.ly\/3gKwtIz. visited 2\/2022."},{"key":"e_1_3_1_124_2","first-page":"13","volume-title":"ISCA","author":"Putnam Andrew","year":"2014","unstructured":"Andrew Putnam et\u00a0al. 2014. A reconfigurable fabric for accelerating large-scale datacenter services. In ISCA. 13\u201324."},{"issue":"8","key":"e_1_3_1_125_2","doi-asserted-by":"crossref","first-page":"1828","DOI":"10.1109\/TPDS.2020.2973965","article-title":"FULL-KV: Flexible and ultra-low-latency in-memory key-value store system design on CPU-FPGA","volume":"31","author":"Qiu Yunhui","year":"2020","unstructured":"Yunhui Qiu et\u00a0al. 2020. FULL-KV: Flexible and ultra-low-latency in-memory key-value store system design on CPU-FPGA. IEEE Trans. Parallel Distrib. Syst. 31, 8 (2020), 1828\u20131444.","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"e_1_3_1_126_2","first-page":"142","volume-title":"FPT","author":"Qiu Yunhui","year":"2018","unstructured":"Yunhui Qiu, Hankun Lv, Jinyu Xie, Wenbo Yin, and Lingli Wang. 2018. Ultra-low-latency and flexible in-memory key-value store system design on CPU-FPGA. In FPT. 142\u2013149."},{"key":"e_1_3_1_127_2","unstructured":"Redis Inc. 2022. Redis Documentation. Retrieved July 2022 from https:\/\/docs.redislabs.com\/latest\/index.html."},{"key":"e_1_3_1_128_2","first-page":"321","volume-title":"FPL","author":"Ren Yuchen","year":"2019","unstructured":"Yuchen Ren et\u00a0al. 2019. A low-latency multi-version key-value store using B-tree on an FPGA-CPU platform. In FPL. 321\u2013325."},{"key":"e_1_3_1_129_2","first-page":"107","volume-title":"International Conference on Performance Engineering","author":"Reniers Vincent","year":"2017","unstructured":"Vincent Reniers, Dimitri Van Landuyt, Ansar Rafique, and Wouter Joosen. 2017. On the state of NoSQL benchmarks. In International Conference on Performance Engineering. 107\u2013112."},{"key":"e_1_3_1_130_2","first-page":"15","volume-title":"Active Workshop at ACM Middleware","author":"Ritter Daniel","year":"2017","unstructured":"Daniel Ritter. 2017. Hardware accelerated application integration: Challenges and opportunities. In Active Workshop at ACM Middleware. 15."},{"key":"e_1_3_1_131_2","first-page":"215","volume-title":"DEBS","author":"Ritter Daniel","year":"2017","unstructured":"Daniel Ritter, Jonas Dann, Norman May, and Stefanie Rinderle-Ma. 2017. Hardware accelerated application integration processing: Industry paper. In DEBS. 215\u2013226."},{"key":"e_1_3_1_132_2","first-page":"1","volume-title":"IEEE NORCHIP","author":"Roozmeh Mehdi","year":"2017","unstructured":"Mehdi Roozmeh and Luciano Lavagno. 2017. Implementation of a performance optimized database join operation on FPGA-GPU platforms using OpenCL. In IEEE NORCHIP. 1\u20136."},{"key":"e_1_3_1_133_2","unstructured":"SAP SE. 2022. OrientDB manual. Retrieved July 2022 from https:\/\/orientdb.com\/docs\/last\/index.html."},{"issue":"3","key":"e_1_3_1_134_2","first-page":"11:1\u201311:33","article-title":"Processing grid-format real-world graphs on DRAM-based FPGA accelerators with application-specific caching mechanisms","volume":"13","author":"Shao Zhiyuan","year":"2020","unstructured":"Zhiyuan Shao et\u00a0al. 2020. Processing grid-format real-world graphs on DRAM-based FPGA accelerators with application-specific caching mechanisms. ACM Trans. Reconfig. Technol. Syst. 13, 3 (2020), 11:1\u201311:33.","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"e_1_3_1_135_2","volume-title":"FPGA","author":"Shao Zhiyuan","year":"2019","unstructured":"Zhiyuan Shao, Ruoshi Li, Diqing Hu, Xiaofei Liao, and Hai Jin. 2019. Improving performance of graph processing on FPGA-DRAM platform by two-level vertex caching. In FPGA."},{"issue":"6","key":"e_1_3_1_136_2","first-page":"81:1\u201381:35","article-title":"Graph processing on GPUs: A survey","volume":"50","author":"Shi Xuanhua","year":"2018","unstructured":"Xuanhua Shi, Zhigao Zheng, Yongluan Zhou, Hai Jin, Ligang He, Bo Liu, and Qiang-Sheng Hua. 2018. Graph processing on GPUs: A survey. ACM Comput. Surv. 50, 6 (2018), 81:1\u201381:35.","journal-title":"ACM Comput. Surv."},{"key":"e_1_3_1_137_2","first-page":"74","volume-title":"FPT","author":"Sidhu Reetinder","year":"2013","unstructured":"Reetinder Sidhu. 2013. High throughput, tree automata based XML processing using FPGAs. In FPT. 74\u201381."},{"key":"e_1_3_1_138_2","first-page":"443","volume-title":"ICARA","author":"Sklyarov Valery","year":"2006","unstructured":"Valery Sklyarov, Iouliia Skliarova, and Bruno Pimentel. 2006. Modeling and FPGA-based implementation of graph coloring algorithms. In ICARA. 443\u2013448."},{"issue":"4","key":"e_1_3_1_139_2","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1721654.1721659","article-title":"SQL databases v. NoSQL databases","volume":"53","author":"Stonebraker Michael","year":"2010","unstructured":"Michael Stonebraker. 2010. SQL databases v. NoSQL databases. Commun. ACM 53, 4 (2010), 10\u201311.","journal-title":"Commun. ACM"},{"key":"e_1_3_1_140_2","first-page":"1261","volume-title":"ICDE","author":"Sun Xuan","year":"2020","unstructured":"Xuan Sun, Jinghuan Yu, Zimeng Zhou, and Chun Jason Xue. 2020. FPGA-based compaction engine for accelerating LSM-tree key-value stores. In ICDE. IEEE, 1261\u20131272."},{"key":"e_1_3_1_141_2","volume-title":"PDPTA","author":"Takei Yasuhiro","year":"2014","unstructured":"Yasuhiro Takei, Masanori Hariyama, and Michitaka Kameyama. 2014. An SIMD architecture for shortest-path search and its FPGA implementation. In PDPTA."},{"key":"e_1_3_1_142_2","first-page":"613","volume-title":"PDPTA","author":"Takei Yasuhiro","year":"2015","unstructured":"Yasuhiro Takei, Masanori Hariyama, and Michitaka Kameyama. 2015. Evaluation of an FPGA-based shortest-path-search accelerator. In PDPTA. 613."},{"key":"e_1_3_1_143_2","first-page":"4752","volume-title":"Big Data","author":"Tariq Muhammad Usman","year":"2018","unstructured":"Muhammad Usman Tariq and Fahad Saeed. 2018. Parallel sampling-pipeline for indefinite stream of heterogeneous graphs using OpenCL for FPGAs. In Big Data. 4752\u20134761."},{"key":"e_1_3_1_144_2","unstructured":"Apache HBase Team. 2022. Apache HBase Reference Guide. Retrieved July 2022 from https:\/\/hbase.apache.org\/book.html."},{"issue":"3","key":"e_1_3_1_145_2","first-page":"125","article-title":"FPGAs for data processing: Current state","volume":"59","author":"Teubner Jens","year":"2017","unstructured":"Jens Teubner. 2017. FPGAs for data processing: Current state. Inf. Technol. 59, 3 (2017), 125.","journal-title":"Inf. Technol."},{"key":"e_1_3_1_146_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01849-7","volume-title":"Data Processing on FPGAs","author":"Teubner Jens","year":"2013","unstructured":"Jens Teubner and Louis Woods. 2013. Data Processing on FPGAs. Morgan & Claypool."},{"key":"e_1_3_1_147_2","first-page":"229","volume-title":"SIGMOD","author":"Teubner Jens","year":"2012","unstructured":"Jens Teubner, Louis Woods, and Chongling Nie. 2012. Skeleton automata for FPGAs: Reconfiguring without reconstructing. In SIGMOD. 229\u2013240."},{"issue":"4","key":"e_1_3_1_148_2","first-page":"23:1\u201323:39","article-title":"XLynx\u2014An FPGA-based XML filter for hybrid XQuery processing","volume":"38","author":"Teubner Jens","year":"2013","unstructured":"Jens Teubner, Louis Woods, and Chongling Nie. 2013. XLynx\u2014An FPGA-based XML filter for hybrid XQuery processing. ACM Trans. Datab. Syst. 38, 4 (2013), 23:1\u201323:39.","journal-title":"ACM Trans. Datab. Syst."},{"key":"e_1_3_1_149_2","first-page":"105","volume-title":"IPDPS","author":"Tong Da","year":"2015","unstructured":"Da Tong, Shijie Zhou, and Viktor K. Prasanna. 2015. High-throughput online hash table on FPGA. In IPDPS. 105\u2013112."},{"key":"e_1_3_1_150_2","first-page":"65","volume-title":"FPGA","author":"Umuroglu Yaman","year":"2017","unstructured":"Yaman Umuroglu, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Heng Wai Leong, Magnus Jahre, and Kees A. Vissers. 2017. FINN: A framework for fast, scalable binarized neural network inference. In FPGA. 65\u201374."},{"key":"e_1_3_1_151_2","first-page":"1","volume-title":"FPL","author":"Umuroglu Yaman","year":"2015","unstructured":"Yaman Umuroglu, Donn Morrison, and Magnus Jahre. 2015. Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform. In FPL. 1\u20138."},{"key":"e_1_3_1_152_2","first-page":"111","volume-title":"FPL","author":"Vaishnav Anuj","year":"2018","unstructured":"Anuj Vaishnav, Khoa Dang Pham, Dirk Koch, and James Garside. 2018. Resource elastic virtualization for FPGAs using OpenCL. In FPL. 111\u2013118."},{"key":"e_1_3_1_153_2","first-page":"417","volume-title":"FPL","author":"Vanderbauwhede Wim","year":"2009","unstructured":"Wim Vanderbauwhede, Leif Azzopardi, and Mahmoud Moadeli. 2009. FPGA-accelerated information retrieval: High-efficiency document filtering. In FPL. 417\u2013422."},{"issue":"5","key":"e_1_3_1_154_2","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1145\/2641361.2641370","article-title":"A hybrid CPU-FPGA system for high throughput (10Gb\/s) streaming document classification","volume":"41","author":"Vanderbauwhede Wim","year":"2013","unstructured":"Wim Vanderbauwhede, Anton Frolov, Sai Rahul Chalamalasetti, and Martin Margala. 2013. A hybrid CPU-FPGA system for high throughput (10Gb\/s) streaming document classification. SIGARCH Comput. Arch. News 41, 5 (2013), 53\u201358.","journal-title":"SIGARCH Comput. Arch. News"},{"issue":"2","key":"e_1_3_1_155_2","first-page":"14:1\u201314:26","article-title":"A conflict-free scheduler for high-performance graph processing on multi-pipeline FPGAs","volume":"17","author":"Wang Qinggang","year":"2020","unstructured":"Qinggang Wang et\u00a0al. 2020. A conflict-free scheduler for high-performance graph processing on multi-pipeline FPGAs. ACM Trans. Archit. Code Optim. 17, 2 (2020), 14:1\u201314:26.","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"e_1_3_1_156_2","first-page":"149","volume-title":"FPGA","author":"Wang Qinggang","year":"2021","unstructured":"Qinggang Wang et\u00a0al. 2021. GraSU: A fast graph update library for FPGA-based dynamic graph processing. In FPGA. ACM, 149\u2013159."},{"key":"e_1_3_1_157_2","first-page":"70","volume-title":"FPT","author":"Wang Qingbo","year":"2010","unstructured":"Qingbo Wang, Weirong Jiang, Yinglong Xia, and Viktor K. Prasanna. 2010. A message-passing multi-softcore architecture on FPGA for Breadth-first search. In FPT. 70\u201377."},{"key":"e_1_3_1_158_2","first-page":"302","volume-title":"HPCC","author":"Wang Xu","year":"2015","unstructured":"Xu Wang, Linan Huang, Yongxin Zhu, Yipeng Zhou, Huwan Peng, and Haifei Xiong. 2015. Addressing memory wall problem of graph computation in reconfigurable system. In HPCC. 302\u2013307."},{"key":"e_1_3_1_159_2","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1016\/j.sysarc.2016.04.010","article-title":"A comprehensive reconfigurable computing approach to memory wall problem of large graph computation","volume":"70","author":"Wang Xu","year":"2016","unstructured":"Xu Wang, Yongxin Zhu, and Linan Huang. 2016. A comprehensive reconfigurable computing approach to memory wall problem of large graph computation. J. Syst. Archit. 70 (2016), 59\u201369.","journal-title":"J. Syst. Archit."},{"key":"e_1_3_1_160_2","first-page":"136","volume-title":"FCCM","author":"Wang Yu","year":"2019","unstructured":"Yu Wang, James C. Hoe, and Eriko Nurvitadhi. 2019. Processor assisted worklist scheduling for FPGA accelerated graph processing on a shared-memory platform. In FCCM. 136\u2013144."},{"key":"e_1_3_1_161_2","volume-title":"Workshop on the Intersections of Computer Architecture and Reconfigurable Logic","author":"Weisz Gabriel","year":"2013","unstructured":"Gabriel Weisz, Eriko Nurvitadhi, and J Hoe. 2013. GraphGen for CoRAM: Graph computation on FPGAs. In Workshop on the Intersections of Computer Architecture and Reconfigurable Logic."},{"key":"e_1_3_1_162_2","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1016\/j.micpro.2017.07.010","article-title":"Semi-static operator graphs for accelerated query execution on FPGAs","volume":"53","author":"Werner Stefan","year":"2017","unstructured":"Stefan Werner, Dennis Heinrich, Thilo Pionteck, and Sven Groppe. 2017. Semi-static operator graphs for accelerated query execution on FPGAs. Microprocess. Microsyst. Embed. Hardw. Des. 53 (2017), 178\u2013189.","journal-title":"Microprocess. Microsyst. Embed. Hardw. Des."},{"key":"e_1_3_1_163_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-43839-8","volume-title":"Design Science Methodology for Information Systems and Software Engineering","author":"Wieringa Roel J.","year":"2014","unstructured":"Roel J. Wieringa. 2014. Design Science Methodology for Information Systems and Software Engineering. Springer."},{"key":"e_1_3_1_164_2","unstructured":"Bruce Wile. 2017. Accelerating Neo4j with CAPI SNAP from IBM Power Systems. Retrieved February 2022 from https:\/\/bit.ly\/3gNyCmK."},{"issue":"11","key":"e_1_3_1_165_2","doi-asserted-by":"crossref","first-page":"963","DOI":"10.14778\/2732967.2732972","article-title":"Ibex - An intelligent storage engine with support for advanced SQL off-loading","volume":"7","author":"Woods Louis","year":"2014","unstructured":"Louis Woods, Zsolt Istv\u00e1n, and Gustavo Alonso. 2014. Ibex - An intelligent storage engine with support for advanced SQL off-loading. Proc. VLDB 7, 11 (2014), 963\u2013974.","journal-title":"Proc. VLDB"},{"key":"e_1_3_1_166_2","first-page":"224","volume-title":"FPT","author":"Xie Jinyu","year":"2019","unstructured":"Jinyu Xie, Yunhui Qiu, Wenbo Yin, and Lingli Wang. 2019. High-throughput and low-latency distributed management proxy for key-value store over 100Gbps Ethernet on FPGA. In FPT. 224\u2013230."},{"key":"e_1_3_1_167_2","first-page":"274","volume-title":"ICWS","author":"Xu Chongchong","year":"2018","unstructured":"Chongchong Xu, Chao Wang, Lei Gong, Lihui Jin, Xi Li, and Xuehai Zhou. 2018. Domino: Graph processing services on energy-efficient hardware accelerator. In ICWS. 274\u2013281."},{"issue":"4","key":"e_1_3_1_168_2","doi-asserted-by":"crossref","first-page":"301","DOI":"10.14778\/3025111.3025113","article-title":"BlueCache: A scalable distributed Flash-based key-value store","volume":"10","author":"Xu Shuotao","year":"2016","unstructured":"Shuotao Xu, Sungjin Lee, Sang Woo Jun, Ming Liu, Jamey Hicks, and Arvind. 2016. BlueCache: A scalable distributed Flash-based key-value store. Proc. VLDB 10, 4 (2016), 301\u2013312.","journal-title":"Proc. VLDB"},{"key":"e_1_3_1_169_2","first-page":"1","volume-title":"ISLPED","author":"Yan Mingyu","year":"2019","unstructured":"Mingyu Yan et\u00a0al. 2019. Balancing memory accesses for energy-efficient graph analytics accelerators. In ISLPED. 1\u20136."},{"key":"e_1_3_1_170_2","first-page":"1","volume-title":"HPEC","author":"Yang Chen","year":"2017","unstructured":"Chen Yang, Jiayi Sheng, Rushi Patel, Ahmed Sanaullah, Vipin Sachdeva, and Martin C. Herbordt. 2017. OpenCL for HPC with FPGAs: Case study in molecular electrostatics. In HPEC. 1\u20138."},{"issue":"4","key":"e_1_3_1_171_2","doi-asserted-by":"crossref","first-page":"144102","DOI":"10.1007\/s11704-019-9020-5","article-title":"Efficient FPGA-based graph processing with hybrid pull-push computational model","volume":"14","author":"Yang Chengbo","year":"2020","unstructured":"Chengbo Yang, Long Zheng, Chuangyi Gui, and Hai Jin. 2020. Efficient FPGA-based graph processing with hybrid pull-push computational model. Front. Comput. Sci. 14, 4 (2020), 144102.","journal-title":"Front. Comput. Sci."},{"key":"e_1_3_1_172_2","first-page":"834","volume-title":"DATE","author":"Yang Haichang","year":"2021","unstructured":"Haichang Yang, Zhaoshi Li, Jiawei Wang, Shouyi Yin, Shaojun Wei, and Leibo Liu. 2021. HeteroKV: A scalable line-rate key-value store on heterogeneous CPU-FPGA platforms. In DATE. IEEE, 834\u2013837."},{"key":"e_1_3_1_173_2","first-page":"148","volume-title":"FPT","author":"Yang Yang","year":"2020","unstructured":"Yang Yang, Sanmukh R. Kuppannagari, and Viktor K. Prasanna. 2020. A high throughput parallel hash table accelerator on HBM-enabled FPGAs. In FPT. IEEE, 148\u2013153."},{"key":"e_1_3_1_174_2","doi-asserted-by":"crossref","unstructured":"Yang Yang Sanmukh R. Kuppannagari Ajitesh Srivastava Rajgopal Kannan and Viktor K. Prasanna. 2020. FASTHash: FPGA-based high throughput parallel hash table. In ISC . 3\u201322.","DOI":"10.1007\/978-3-030-50743-5_1"},{"key":"e_1_3_1_175_2","first-page":"8:1\u20138:12","volume-title":"PACT","author":"Yao Pengcheng","year":"2018","unstructured":"Pengcheng Yao, Long Zheng, Xiaofei Liao, Hai Jin, and Bingsheng He. 2018. An efficient graph accelerator with parallel data conflict management. In PACT. 8:1\u20138:12."},{"key":"e_1_3_1_176_2","first-page":"1","volume-title":"HPEC","author":"Young Jeffrey S.","year":"2016","unstructured":"Jeffrey S. Young, Julian Romera, Matthias Hauck, and Holger Fr\u00f6ning. 2016. Optimizing communication for a 2D-partitioned scalable BFS. In HPEC. 1\u20137."},{"key":"e_1_3_1_177_2","first-page":"7","volume-title":"TPCTC","author":"Zhang Chao","year":"2018","unstructured":"Chao Zhang, Jiaheng Lu, Pengfei Xu, and Yuxing Chen. 2018. UniBench: A benchmark for multi-model database management systems. In TPCTC. 7\u201323."},{"key":"e_1_3_1_178_2","article-title":"An effective 2-dimension graph partitioning for work stealing assisted graph processing on multi-FPGAs","author":"Zhang Fan","year":"2020","unstructured":"Fan Zhang, Long Zheng, Xiaofei Liao, Xinqiao Lv, Hai Jin, and Jiang Xiao. 2020. An effective 2-dimension graph partitioning for work stealing assisted graph processing on multi-FPGAs. IEEE Trans. Big Data (2020).","journal-title":"IEEE Trans. Big Data"},{"key":"e_1_3_1_179_2","first-page":"207","volume-title":"FPGA","author":"Zhang Jialiang","year":"2017","unstructured":"Jialiang Zhang, Soroosh Khoram, and Jing Li. 2017. Boosting the performance of FPGA-based graph processor using hybrid memory cube: A case for breadth first search. In FPGA. 207\u2013216."},{"key":"e_1_3_1_180_2","first-page":"229","volume-title":"FPGA","author":"Zhang Jialiang","year":"2018","unstructured":"Jialiang Zhang and Jing Li. 2018. Degree-aware hybrid graph traversal on FPGA-HMC platform. In FPGA. 229\u2013238."},{"key":"e_1_3_1_181_2","first-page":"1","volume-title":"HPEC","author":"Zhang Ruizhi","year":"2020","unstructured":"Ruizhi Zhang, Sasindu Wijeratne, Yang Yang, Sanmukh R. Kuppannagari, and Viktor K. Prasanna. 2020. A high throughput parallel hash table on FPGA using XOR-based memory. In HPEC. IEEE, 1\u20137."},{"key":"e_1_3_1_182_2","first-page":"225","volume-title":"FAST","author":"Zhang Teng","year":"2020","unstructured":"Teng Zhang et\u00a0al. 2020. FPGA-accelerated compactions for LSM-based key-value store. In FAST. USENIX Association, 225\u2013237."},{"key":"e_1_3_1_183_2","first-page":"129","volume-title":"IPDPS","author":"Zhou Shijie","year":"2015","unstructured":"Shijie Zhou, Charalampos, and Viktor K. Prasanna. 2015. Accelerating large-scale single-source shortest path on FPGA. In IPDPS. 129\u2013136."},{"key":"e_1_3_1_184_2","first-page":"1","volume-title":"ReConfig","author":"Zhou Shijie","year":"2015","unstructured":"Shijie Zhou, Charalampos, and Viktor K. Prasanna. 2015. Optimizing memory performance for FPGA implementation of PageRank. In ReConfig. 1\u20136."},{"key":"e_1_3_1_185_2","first-page":"103","volume-title":"FCCM","author":"Zhou Shijie","year":"2016","unstructured":"Shijie Zhou, Charalampos Chelmis, and Viktor K. Prasanna. 2016. High-throughput and energy-efficient graph processing on FPGA. In FCCM. 103\u2013110."},{"issue":"10","key":"e_1_3_1_186_2","doi-asserted-by":"crossref","first-page":"2249","DOI":"10.1109\/TPDS.2019.2910068","article-title":"HitGraph: High-throughput graph processing framework on FPGA","volume":"30","author":"Zhou Shijie","year":"2019","unstructured":"Shijie Zhou, Rajgopal Kannan, Viktor K. Prasanna, Guna Seetharaman, and Qing Wu. 2019. HitGraph: High-throughput graph processing framework on FPGA. IEEE Trans. Parallel Distrib. Syst. 30, 10 (2019), 2249\u20132264.","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"e_1_3_1_187_2","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/3203217.3203233","volume-title":"Proceedings of the 15th ACM International Conference on Computing Frontiers","author":"Zhou Shijie","year":"2018","unstructured":"Shijie Zhou, Rajgopal Kannan, Hanqing Zeng, and Viktor K. Prasanna. 2018. An FPGA framework for edge-centric graph processing. In Proceedings of the 15th ACM International Conference on Computing Frontiers. 69\u201377."},{"key":"e_1_3_1_188_2","first-page":"137","volume-title":"SPAC-PAD","author":"Zhou Shijie","year":"2017","unstructured":"Shijie Zhou and Viktor K. Prasanna. 2017. Accelerating graph analytics on CPU-FPGA heterogeneous platform. In SPAC-PAD. 137\u2013144."},{"key":"e_1_3_1_189_2","first-page":"375","volume-title":"USENIX ATC","author":"Zhu Xiaowei","year":"2015","unstructured":"Xiaowei Zhu, Wentao Han, and Wenguang Chen. 2015. GridGraph: Large-scale graph processing on a single machine using 2-level hierarchical partitioning. In USENIX ATC. 375\u2013386."},{"issue":"4","key":"e_1_3_1_190_2","first-page":"25:1\u201325:24","article-title":"FPGA-based dynamically reconfigurable SQL query processing","volume":"9","author":"Ziener Daniel","year":"2016","unstructured":"Daniel Ziener et\u00a0al. 2016. FPGA-based dynamically reconfigurable SQL query processing. Trans. Reconfig. Technol. Syst. 9, 4 (2016), 25:1\u201325:24.","journal-title":"Trans. Reconfig. Technol. Syst."}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568990","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3568990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:03Z","timestamp":1750186803000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3568990"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,9]]},"references-count":189,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2023,11,30]]}},"alternative-id":["10.1145\/3568990"],"URL":"https:\/\/doi.org\/10.1145\/3568990","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,9]]},"assertion":[{"value":"2022-03-15","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-10-17","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-02-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}