{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:41Z","timestamp":1759147601798,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,26]],"date-time":"2023-03-26T00:00:00Z","timestamp":1679788800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","award":["Intel\/VMware Crossroads 3D-FPGA Academic Research Center"],"award-info":[{"award-number":["Intel\/VMware Crossroads 3D-FPGA Academic Research Center"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100016682","name":"VMware","doi-asserted-by":"publisher","award":["Intel\/VMware Crossroads 3D-FPGA Academic Research Center"],"award-info":[{"award-number":["Intel\/VMware Crossroads 3D-FPGA Academic Research Center"]}],"id":[{"id":"10.13039\/100016682","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,26]]},"DOI":"10.1145\/3569052.3571881","type":"proceedings-article","created":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T17:51:55Z","timestamp":1679507515000},"page":"175-184","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["DREAMPlaceFPGA-PL"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6383-9709","authenticated-orcid":false,"given":"Rachel Selina","family":"Rajarathnam","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6180-6487","authenticated-orcid":false,"given":"Zixuan","family":"Jiang","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1045-0019","authenticated-orcid":false,"given":"Mahesh A.","family":"Iyer","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,3,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_3_2_1_2_1","unstructured":"Altera. 2016. Stratix-IV Features. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/programmable\/devices\/features.html"},{"key":"e_1_3_2_1_3_1","volume-title":"VPR: a new packing, placement and routing tool for FPGA research. Field-Programmable Logic and Applications","author":"Betz Vaughn","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose. 1997. VPR: a new packing, placement and routing tool for FPGA research. Field-Programmable Logic and Applications, Springer (1997), 213--222."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_2_1_7_1","unstructured":"ISPD'2016 Contest. 2016a. Xilinx Ultrascale Slice Packing and Legalization. https:\/\/www.ispd.cc\/contests\/16\/Legalization.html"},{"key":"e_1_3_2_1_8_1","unstructured":"ISPD'2016 Contest. 2016b. Xilinx Vivado v2015.4. https:\/\/www.ispd.cc\/contests\/16\/Flow.txt"},{"key":"e_1_3_2_1_9_1","volume-title":"Pan","author":"Dhar Shounak","year":"2018","unstructured":"Shounak Dhar and David Z. Pan. 2018. GDP: GPU accelerated Detailed Placement. IEEE High Performance extreme Computing Conference (HPEC) (2018), 1--7."},{"key":"e_1_3_2_1_10_1","volume-title":"FPGA Accelerated FPGA Placement. 29th International Conference on Field Programmable Logic and Applications (FPL)","author":"Dhar Shounak","year":"2019","unstructured":"Shounak Dhar, Love Singhal, Mahesh A Iyer, and David Z Pan. 2019a. FPGA Accelerated FPGA Placement. 29th International Conference on Field Programmable Logic and Applications (FPL) (2019), 404--410."},{"key":"e_1_3_2_1_11_1","volume-title":"FPGA-Accelerated Spreading for Global Placement. IEEE High Performance Extreme Computing Conference (HPEC)","author":"Dhar Shounak","year":"2019","unstructured":"Shounak Dhar, Love Singhal, Mahesh A Iyer, and David Z Pan. 2019b. FPGA-Accelerated Spreading for Global Placement. IEEE High Performance Extreme Computing Conference (HPEC) (2019), 1--7."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.4153\/CJM-1965-045-4"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-021-05929-1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6328998"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877017"},{"key":"e_1_3_2_1_18_1","volume-title":"DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement","author":"Lin Yibo","year":"2020","unstructured":"Yibo Lin, Zixuan Jiang, Jiaqi Gu, Wuxi Li, Shounak Dhar, Haoxing Ren, Brucek Khailany, and David Z Pan. 2020. DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2020)."},{"key":"e_1_3_2_1_19_1","volume-title":"Pan","author":"Meng Yibai","year":"2021","unstructured":"Yibai Meng, Wuxi Li, Yibo Lin, and David Z. Pan. 2021. elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2021)."},{"key":"e_1_3_2_1_20_1","unstructured":"Monogon. 2021. Blossom Algorithm for General Matching in O(n 3). https:\/\/codeforces.com\/blog\/entry\/92339"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_22_1","volume-title":"27th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Rajarathnam Rachel Selina","year":"2022","unstructured":"Rachel Selina Rajarathnam, Mohamed Baker Alawieh, Zixuan Jiang, Mahesh Iyer, and David Z. Pan. 2022. DREAMPlaceFPGA: An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit. 27th Asia and South Pacific Design Automation Conference (ASP-DAC) (2022), 300--306."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062279"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"e_1_3_2_1_25_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Yang Haoyu","year":"2022","unstructured":"Haoyu Yang, Kit Fung, Yuxuan Zhao, Yibo Lin, and Bei Yu. 2022. Mixed-Cell-Height Legalization on CPU-GPU Heterogeneous Systems. Design, Automation & Test in Europe Conference & Exhibition (DATE) (2022), 784--789."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"}],"event":{"name":"ISPD '23: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"ISPD '23"},"container-title":["Proceedings of the 2023 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3571881","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569052.3571881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:41Z","timestamp":1750182701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3571881"}},"subtitle":["An Open-Source GPU-Accelerated Packer-Legalizer for Heterogeneous FPGAs"],"short-title":[],"issued":{"date-parts":[[2023,3,26]]},"references-count":26,"alternative-id":["10.1145\/3569052.3571881","10.1145\/3569052"],"URL":"https:\/\/doi.org\/10.1145\/3569052.3571881","relation":{},"subject":[],"published":{"date-parts":[[2023,3,26]]},"assertion":[{"value":"2023-03-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}