{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:47Z","timestamp":1750220027988,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,26]],"date-time":"2023-03-26T00:00:00Z","timestamp":1679788800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA","award":["N660011824048"],"award-info":[{"award-number":["N660011824048"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,26]]},"DOI":"10.1145\/3569052.3578915","type":"proceedings-article","created":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T17:51:55Z","timestamp":1679507515000},"page":"103-103","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Analog Layout Automation On Advanced Process Technologies"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0715-0859","authenticated-orcid":false,"given":"Soner","family":"Yaldiz","sequence":"first","affiliation":[{"name":"Intel, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,3,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"A. L. S. Loke et. al \"Nanoscale CMOS Implications on Analog\/Mixed-Signal Design \" 2019 IEEE CICC 2019.","DOI":"10.1109\/CICC.2019.8780267"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"H. E. Graeb \"Analog Layout Synthesis A Survey of Topological Approaches\" Springer 2011.","DOI":"10.1007\/978-1-4419-6932-3"},{"key":"e_1_3_2_1_3_1","volume-title":"Spring Cham","author":"Ren H.","year":"2023","unstructured":"H. Ren and J. Hu, \"Machine Learning Applications in Electronic Design Automation\", Spring Cham, 2023."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"T. Dhar et al. \"ALIGN: A System for Automating Analog Layout \" in 2021 IEEE Design & Test.","DOI":"10.1109\/MDAT.2020.3042177"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"X. Liu et. al. \"A Digital LDO in 22nm CMOS with a 4b Self-triggered Binary Search Windowed Flash ADC Featuring Automatic Analog Layout Generator Framework \" 2022 IEEE A-SSCC.","DOI":"10.1109\/A-SSCC56115.2022.9980543"}],"event":{"name":"ISPD '23: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"ISPD '23"},"container-title":["Proceedings of the 2023 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578915","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569052.3578915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:41Z","timestamp":1750182701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578915"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,26]]},"references-count":5,"alternative-id":["10.1145\/3569052.3578915","10.1145\/3569052"],"URL":"https:\/\/doi.org\/10.1145\/3569052.3578915","relation":{},"subject":[],"published":{"date-parts":[[2023,3,26]]},"assertion":[{"value":"2023-03-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}