{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:18:24Z","timestamp":1774365504665,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,26]],"date-time":"2023-03-26T00:00:00Z","timestamp":1679788800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100006422","name":"Cadence Design Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006422","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001381","name":"National Research Foundation Singapore","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001381","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,26]]},"DOI":"10.1145\/3569052.3578917","type":"proceedings-article","created":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T17:51:55Z","timestamp":1679507515000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Automated Design of Chiplets"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1298-8389","authenticated-orcid":false,"given":"Alberto","family":"Sangiovanni-Vincentelli","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5422-7401","authenticated-orcid":false,"given":"Zheng","family":"Liang","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7929-8054","authenticated-orcid":false,"given":"Zhe","family":"Zhou","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6599-6142","authenticated-orcid":false,"given":"Jiaxi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2023,3,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Paul Alcorn. 2023. AMD Instinct MI300 Data Center APU Pictured Up Close: 13 Chiplets 146 Billion Transistors. https:\/\/www.tomshardware.com\/news\/amd-instinct-mi300-data-center-apu-pictured-up-close-15-chiplets-146-billion-transistors Retrieved January 05 2023 from"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0012"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_4_1","volume-title":"Nvidia Data Center Processing Unit (DPU) Architecture. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1--20","author":"Burstein Idan","year":"2021","unstructured":"Idan Burstein. 2021. Nvidia Data Center Processing Unit (DPU) Architecture. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1--20."},{"key":"e_1_3_2_1_5_1","volume-title":"DOJO: Super-Compute System Scaling for ML Training. In 2022 IEEE Hot Chips 34 Symposium (HCS). 1--45","author":"Chang Bill","year":"2022","unstructured":"Bill Chang, Rajiv Kurian, Doug Williams, and Eric Quinnell. 2022. DOJO: Super-Compute System Scaling for ML Training. In 2022 IEEE Hot Chips 34 Symposium (HCS). 1--45."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045359"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"e_1_3_2_1_11_1","volume-title":"2022 IEEE Hot Chips 34 Symposium (HCS). 1--31","author":"Jaideep","unstructured":"Jaideep Dastidar et al. 2022. AMD 400G Adaptive SmartNIC SoC: Technology preview. In 2022 IEEE Hot Chips 34 Symposium (HCS). 1--31."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings. 1998 IEEE Symposium on IC\/Package Design Integration (Cat. No.98CB36211)","author":"Dudeck G.","unstructured":"G. Dudeck and J. Dudeck. 1998. Design considerations and packaging of a Pentium(R) Pro Processor based multi-chip module for high performance workstation and servers. In Proceedings. 1998 IEEE Symposium on IC\/Package Design Integration (Cat. No.98CB36211). 9--15."},{"key":"e_1_3_2_1_13_1","volume-title":"Heterogeneous Integration Roadmap. https:\/\/eps.ieee.org\/technology\/heterogeneous-integration-roadmap.html Retrieved","author":"IEEE electronics Packaging Society","year":"2022","unstructured":"IEEE electronics Packaging Society. 2022. Heterogeneous Integration Roadmap. https:\/\/eps.ieee.org\/technology\/heterogeneous-integration-roadmap.html Retrieved October 15, 2022 from"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895532"},{"key":"e_1_3_2_1_16_1","unstructured":"Linley Gwennap. 2021. Chiplets Gain Rapid Adoption: Why Big Chips Are Getting Small."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488767"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3511801"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415767"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT52063.2021.9427350"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture","author":"Norman","unstructured":"Norman P. Jouppi et al. 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit. In Proceedings of the 44th Annual International Symposium on Computer Architecture (Toronto, ON, Canada) (ISCA '17). Association for Computing Machinery, New York, NY, USA, 1--12."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228419"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.53"},{"key":"e_1_3_2_1_27_1","volume-title":"Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 43--56","author":"Sukhan","unstructured":"Sukhan Lee et al. 2021. Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 43--56."},{"key":"e_1_3_2_1_28_1","volume-title":"Cerebras Architecture Deep Dive: First Look Inside the HW\/SW Co-Design for Deep Learning: Cerebras Systems. In 2022 IEEE Hot Chips 34 Symposium (HCS). 1--34","author":"Lie Sean","year":"2022","unstructured":"Sean Lie. 2022. Cerebras Architecture Deep Dive: First Look Inside the HW\/SW Co-Design for Deep Learning: Cerebras Systems. In 2022 IEEE Hot Chips 34 Symposium (HCS). 1--34."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593142"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2009.7478362"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_3_2_1_33_1","volume-title":"Processor Families: Industrial Product. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 57--70","author":"Samuel","unstructured":"Samuel Naffziger et al. 2021. Pioneering Chiplet Technology and Design for the AMD EPYC? and Ryzen? Processor Families: Industrial Product. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 57--70."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297375"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.44"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.2007.66"},{"key":"e_1_3_2_1_38_1","volume-title":"Networks on Chips for High-End Consumer-Electronics TV System Architectures. In Proceedings of the Design Automation & Test in Europe Conference","volume":"2","author":"Steenhof F.","unstructured":"F. Steenhof, H. Duque, B. Nilsson, K. Goossens, and R.P. Llopis. 2006. Networks on Chips for High-End Consumer-Electronics TV System Architectures. In Proceedings of the Design Automation & Test in Europe Conference, Vol. 2. 1--6."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062847"},{"key":"e_1_3_2_1_41_1","volume-title":"https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/soc-implementation-and-floorplanning\/integrity-3dic-platform.html Retrieved","author":"Systems Cadence Design","year":"2023","unstructured":"Cadence Design Systems. 2021. Integrity 3D-IC Platform. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/soc-implementation-and-floorplanning\/integrity-3dic-platform.html Retrieved January 05, 2023 from"},{"key":"e_1_3_2_1_42_1","volume-title":"System-on-chip NRE costs could reach $1 million, says Semico study. https:\/\/www.eetimes.com\/system-on-chip-nre-costs-could-reach-1-million-says-semico-study\/ Retrieved","author":"Times EE","year":"2023","unstructured":"EE Times. 1999. System-on-chip NRE costs could reach $1 million, says Semico study. https:\/\/www.eetimes.com\/system-on-chip-nre-costs-could-reach-1-million-says-semico-study\/ Retrieved January 05, 2023 from"},{"key":"e_1_3_2_1_43_1","volume-title":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3.","author":"James","unstructured":"James Warnock et al. 2015. 4.1 22nm Next-generation IBM System z microprocessor. In 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731565"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3085578"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409607"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946001"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549404"}],"event":{"name":"ISPD '23: International Symposium on Physical Design","location":"Virtual Event USA","acronym":"ISPD '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2023 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578917","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569052.3578917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:41Z","timestamp":1750182701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578917"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,26]]},"references-count":48,"alternative-id":["10.1145\/3569052.3578917","10.1145\/3569052"],"URL":"https:\/\/doi.org\/10.1145\/3569052.3578917","relation":{},"subject":[],"published":{"date-parts":[[2023,3,26]]},"assertion":[{"value":"2023-03-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}