{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:21:08Z","timestamp":1771698068464,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":62,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,26]],"date-time":"2023-03-26T00:00:00Z","timestamp":1679788800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,26]]},"DOI":"10.1145\/3569052.3578927","type":"proceedings-article","created":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T17:51:55Z","timestamp":1679507515000},"page":"168-174","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Efficient Runtime Power Modeling with On-Chip Power Meters"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,3,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/566726.566736"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Ramon Bertran Marc Gonzalez Xavier Martorell Nacho Navarro and Eduard Ayguade. 2010. Decomposable and responsive power models for multicore processors using performance counters. In ACM ICS.","DOI":"10.1145\/1810085.1810108"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Srikar Bhagavatula and Byunghoo Jung. 2013. A power sensor with 80ns response time for power management in microprocessors. In CICC.","DOI":"10.1109\/CICC.2013.6658487"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek R Hower Tushar Krishna Somayeh Sardashti et al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news (2011).","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","volume-title":"The M5 simulator: Modeling networked systems","author":"Binkert Nathan L","year":"2006","unstructured":"Nathan L Binkert, Ronald G Dreslinski, Lisa R Hsu, Kevin T Lim, Ali G Saidi, and Steven K Reinhardt. 2006. The M5 simulator: Modeling networked systems. IEEE Micro (2006)."},{"key":"e_1_3_2_1_6_1","volume-title":"Complete system power estimation: A trickle-down approach based on performance events","author":"Lloyd Bircher W","unstructured":"W Lloyd Bircher and Lizy K John. 2007. Complete system power estimation: A trickle-down approach based on performance events. In IEEE ISPASS."},{"key":"e_1_3_2_1_7_1","volume-title":"Regression-based RTL power modeling. ACM TODAES","author":"Bogliolo Alessandro","year":"2000","unstructured":"Alessandro Bogliolo, Luca Benini, and Giovanni De Micheli. 2000. Regression-based RTL power modeling. ACM TODAES (2000)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_9_1","unstructured":"Cadence. 2021. Palladium\u00ae Z1 Enterprise Emulation Platform. nolinkurlhttps:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/acceleration-and-emulation\/palladium-z1.html."},{"key":"e_1_3_2_1_10_1","unstructured":"Cadence. 2022. Joules RTL Power Solution. nolinkurlhttps:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/power-analysis\/joules-rtl-power-solution.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Joel Coburn Srivaths Ravi and Anand Raghunathan. 2005. Power emulation: a new paradigm for power estimation. In DAC.","DOI":"10.1145\/1065579.1065764"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2020.100467"},{"key":"e_1_3_2_1_13_1","unstructured":"C Gilberto and M Margaret. 2005. Power prediction for intel xscale processors using performance monitoring unit events. In ISLPED."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Waclaw Godycki Christopher Torng Ivan Bukreyev Alyssa Apsel and Christopher Batten. 2014. Enabling realistic fine-grain voltage scaling with reconfigurable power distribution networks. In MICRO.","DOI":"10.1109\/MICRO.2014.52"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/GREENCOMP.2010.5598313"},{"key":"e_1_3_2_1_16_1","unstructured":"Ed Grochowski David Ayers and Vivek Tiwari. 2002. Microarchitectural simulation and control of di\/dt-induced power supply voltage variation. In HPCA."},{"key":"e_1_3_2_1_17_1","volume-title":"Yosi Ben Asher, and Avi Mendelson","author":"Haj-Yihia Jawad","year":"2016","unstructured":"Jawad Haj-Yihia, Ahmad Yasin, Yosi Ben Asher, and Avi Mendelson. 2016. Fine-grain power breakdown of modern out-of-order cores and its implications on skylake-based systems. TACO (2016)."},{"key":"e_1_3_2_1_18_1","volume-title":"Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting. In HPCA.","author":"Hsu Chang-Hong","year":"2015","unstructured":"Chang-Hong Hsu, Yunqi Zhang, Michael A Laurenzano, David Meisner, Thomas Wenisch, Jason Mars, Lingjia Tang, and Ronald G Dreslinski. 2015. Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting. In HPCA."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Wei Huang Charles Lefurgy William Kuk Alper Buyuktosunoglu Michael Floyd Karthick Rajamani Malcolm Allen-Ware and Bishop Brock. 2012. Accurate fine-grained processor power proxies. In MICRO.","DOI":"10.1109\/MICRO.2012.29"},{"key":"e_1_3_2_1_20_1","unstructured":"Canturk Isci and Margaret Martonosi. 2003. Runtime power monitoring in high-end processors: Methodology and empirical data. In MICRO."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Hans Jacobson Alper Buyuktosunoglu Pradip Bose Emrah Acar and Richard Eickemeyer. 2011. Abstraction and microarchitecture scaling in early-stage power modeling. In HPCA.","DOI":"10.1109\/HPCA.2011.5749746"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"R. Joseph and M. Martonosi. 2001. Run-time power estimation in high performance microprocessors. In ISLPED.","DOI":"10.1145\/383082.383119"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Vijay Kiran Kalyanam Eric Mahurin Keith Bowman and Jacob Abraham. 2020. A Proactive Voltage-Droop-Mitigation System in a 7nm Hexagon\" Processor. In VLSI.","DOI":"10.1109\/VLSICircuits18222.2020.9162808"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Vijay Kiran Kalyanam Peter G Sassone and Jacob A Abraham. 2017. Power prediction of embedded scalar and vector processor: Challenges and solutions. In ISQED.","DOI":"10.1109\/ISQED.2017.7918320"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830797"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358322"},{"key":"e_1_3_2_1_27_1","volume-title":"Kipf and Max Welling","author":"Thomas","year":"2017","unstructured":"Thomas N. Kipf and Max Welling. 2017. Semi-Supervised Classification with Graph Convolutional Networks. In ICLR."},{"key":"e_1_3_2_1_28_1","volume-title":"Machine learning-based microarchitecture-level power modeling of CPUs","author":"Ananda Kumar Ajay Krishna","year":"2022","unstructured":"Ajay Krishna Ananda Kumar, Sami Alsalamin, Hussam Amrouch, and Andreas Gerstlauer. 2022. Machine learning-based microarchitecture-level power modeling of CPUs. IEEE Trans. Comput. (2022)."},{"key":"e_1_3_2_1_29_1","unstructured":"Ajay Krishna Ananda Kumar and Andreas Gerstlauer. 2019. Learning-Based CPU Power Modeling. In MLCAD."},{"key":"e_1_3_2_1_30_1","volume-title":"Accurate and efficient regression modeling for microarchitectural performance and power prediction. ACM SIGOPS operating systems review","author":"Lee Benjamin C","year":"2006","unstructured":"Benjamin C Lee and David M Brooks. 2006. Accurate and efficient regression modeling for microarchitectural performance and power prediction. ACM SIGOPS operating systems review (2006)."},{"key":"e_1_3_2_1_31_1","unstructured":"Dongwook Lee Lizy K John and Andreas Gerstlauer. 2015a. Dynamic power and performance back-annotation for fast and accurate functional hardware simulation. In DATE."},{"key":"e_1_3_2_1_32_1","volume-title":"Dam Sunwoo, Andreas Gerstlauer, and Lizy K John.","author":"Lee Wooseok","year":"2015","unstructured":"Wooseok Lee, Youngchun Kim, Jee Ho Ryoo, Dam Sunwoo, Andreas Gerstlauer, and Lizy K John. 2015b. PowerTrain: A learning-based calibration of McPAT power models. In ISLPED."},{"key":"e_1_3_2_1_33_1","volume-title":"Richard D Strong, Jay B Brockman, Dean M Tullsen, and Norman P Jouppi.","author":"Li Sheng","year":"2009","unstructured":"Sheng Li, Jung Ho Ahn, Richard D Strong, Jay B Brockman, Dean M Tullsen, and Norman P Jouppi. 2009. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO."},{"key":"e_1_3_2_1_34_1","volume-title":"An ensemble learning approach for in-situ monitoring of FPGA dynamic power","author":"Lin Zhe","year":"2018","unstructured":"Zhe Lin, Sharad Sinha, and Wei Zhang. 2018. An ensemble learning approach for in-situ monitoring of FPGA dynamic power. IEEE TCAD (2018)."},{"key":"e_1_3_2_1_35_1","volume-title":"Gilles Sassatelli, and Lionel Torres.","author":"Najem Mohamad","year":"2017","unstructured":"Mohamad Najem, Pascal Benoit, Mohamad El Ahmad, Gilles Sassatelli, and Lionel Torres. 2017. A design-time method for building cost-effective run-time power monitoring. IEEE TCAD (2017)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"e_1_3_2_1_37_1","volume-title":"RTL to transistor level power modeling and estimation techniques for FPGA and ASIC: A survey","author":"Nasser Yehya","year":"2020","unstructured":"Yehya Nasser, Jordane Lorandel, Jean-Christophe Pr\u00e9votet, and Maryline H\u00e9lard. 2020. RTL to transistor level power modeling and estimation techniques for FPGA and ASIC: A survey. IEEE TCAD (2020)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Fabian Oboril Jos Ewert and Mehdi B Tahoori. 2015. High-resolution online power monitoring for modern microprocessors. In DATE.","DOI":"10.7873\/DATE.2015.0208"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Daniele Jahier Pagliari Valentino Peluso Yukai Chen Andrea Calimera Enrico Macii and Massimo Poncino. 2018. All-digital embedded meters for on-line power estimation. In DATE.","DOI":"10.23919\/DATE.2018.8342105"},{"key":"e_1_3_2_1_40_1","volume-title":"Vanchinathan Venkataramani, Tulika Mitra, and Sanjay Vishin.","author":"Pricopi Mihai","year":"2013","unstructured":"Mihai Pricopi, Thannirmalai Somu Muthukaruppan, Vanchinathan Venkataramani, Tulika Mitra, and Sanjay Vishin. 2013. Power-performance modeling on asymmetric multi-cores. In CASES."},{"key":"e_1_3_2_1_41_1","volume-title":"Smail Niar, Osman Unsal, and Adrian Cristal Kestelman.","author":"Rethinagiri Santhosh Kumar","year":"2014","unstructured":"Santhosh Kumar Rethinagiri, Oscar Palomar, Rabie Ben Atitallah, Smail Niar, Osman Unsal, and Adrian Cristal Kestelman. 2014. System-level power estimation tool for embedded processor based platforms. In RAPIDO."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2285966"},{"key":"e_1_3_2_1_43_1","volume-title":"Martin Rapp, Thomas Wild, J\u00f6rg Henkel, and Andreas Herkersdorf.","author":"Sagi Mark","year":"2020","unstructured":"Mark Sagi, Nguyen Anh Vu Doan, Martin Rapp, Thomas Wild, J\u00f6rg Henkel, and Andreas Herkersdorf. 2020. A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. IEEE TCAD (2020)."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Prianka Sengupta Aakash Tyagi Yiran Chen and Jiang Hu. 2022. How Good Is Your Verilog RTL Code\" A Quick Answer from Machine Learning. In ICCAD.","DOI":"10.1145\/3508352.3549375"},{"key":"e_1_3_2_1_45_1","unstructured":"Siemens. 2022. PowerPro\u00ae RTL Low-Power. nolinkurlhttps:\/\/www.mentor.com\/hls-lp\/powerpro-rtl-low-power\/."},{"key":"e_1_3_2_1_46_1","volume-title":"Real time power estimation and thread scheduling via performance counters. ACM SIGARCH Computer Architecture News","author":"Singh Karan","year":"2009","unstructured":"Karan Singh, Major Bhadauria, and Sally A McKee. 2009. Real time power estimation and thread scheduling via performance counters. ACM SIGARCH Computer Architecture News (2009)."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Dam Sunwoo Gene Y Wu Nikhil A Patil and Derek Chiou. 2010. PrEsto: An FPGA-accelerated power estimation methodology for complex systems. In FPL.","DOI":"10.1109\/FPL.2010.69"},{"key":"e_1_3_2_1_48_1","unstructured":"Synopsys. 2022. PrimePower: RTL to Signoff Power Analysis. nolinkurlhttps:\/\/www.synopsys.com\/implementation-and-signoff\/signoff\/primepower.html."},{"key":"e_1_3_2_1_49_1","volume-title":"Accurate and Stable Run-Time Power Modeling for Mobile and Embedded CPUs","author":"Walker Matthew J","year":"2016","unstructured":"Matthew J Walker, Stephan Diestelhorst, Andreas Hansson, Anup K Das, Sheng Yang, Bashir M Al-Hashimi, and Geoff V Merrett. 2016. Accurate and Stable Run-Time Power Modeling for Mobile and Embedded CPUs. IEEE TCAD (2016)."},{"key":"e_1_3_2_1_50_1","volume-title":"Cycle-accurate macro-models for RT-level power analysis. VLSI","author":"Wu Qing","year":"1998","unstructured":"Qing Wu, Qinru Qiu, Massoud Pedram, and Chih-Shun Ding. 1998. Cycle-accurate macro-models for RT-level power analysis. VLSI (1998)."},{"key":"e_1_3_2_1_51_1","unstructured":"Sam Likun Xi Hans Jacobson Pradip Bose Gu-Yeon Wei and David Brooks. 2015. Quantifying sources of error in McPAT and potential impacts on architectural studies. In HPCA."},{"key":"e_1_3_2_1_52_1","volume-title":"DEEP: Developing Extremely Efficient Runtime On-Chip Power Meters. In ICCAD.","author":"Xie Zhiyao","year":"2022","unstructured":"Zhiyao Xie, Shiyu Li, Mingyuan Ma, Chen-Chia Chang, Jingyu Pan, Yiran Chen, and Jiang Hu. 2022. DEEP: Developing Extremely Efficient Runtime On-Chip Power Meters. In ICCAD."},{"key":"e_1_3_2_1_53_1","volume-title":"APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors. In MICRO.","author":"Xie Zhiyao","year":"2021","unstructured":"Zhiyao Xie, Xiaoqing Xu, Matt Walker, Joshua Knebel, Kumaraguru Palaniswamy, Nicolas Hebert, Jiang Hu, Huanrui Yang, Yiran Chen, and Shidhartha Das. 2021. APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors. In MICRO."},{"key":"e_1_3_2_1_54_1","unstructured":"Ceyu Xu Chris Kjellqvist and Lisa Wu Wills. 2022. SNS's not a synthesizer: a deep-learning-based synthesis predictor. In ISCA."},{"key":"e_1_3_2_1_55_1","volume-title":"Introduction to statistical learning theory and support vector machines. Acta Automatica Sinica","author":"Xuegong Zhang","year":"2000","unstructured":"Zhang Xuegong. 2000. Introduction to statistical learning theory and support vector machines. Acta Automatica Sinica (2000)."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Jianlei Yang Liwei Ma Kang Zhao Yici Cai and Tin-Fook Ngai. 2015. Early stage real-time SoC power estimation using RTL instrumentation. In ASPDAC.","DOI":"10.1109\/ASPDAC.2015.7059105"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Wu Ye Narayanan Vijaykrishnan Mahmut Kandemir and Mary Jane Irwin. 2000. The design and use of SimplePower: A cycle-accurate energy estimation tool. In DAC.","DOI":"10.1145\/337292.337436"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Jianwang Zhai Chen Bai Binwu Zhu Yici Cai Qiang Zhou and Bei Yu. 2021. McPAT-Calib: A microarchitecture power modeling framework for modern CPUs. In ICCAD.","DOI":"10.1109\/ICCAD51958.2021.9643508"},{"key":"e_1_3_2_1_59_1","volume-title":"GRANNITE: Graph Neural Network Inference for Transferable Power Estimation. In DAC.","author":"Zhang Yanqing","year":"2020","unstructured":"Yanqing Zhang, Haoxing Ren, and Brucek Khailany. 2020. GRANNITE: Graph Neural Network Inference for Transferable Power Estimation. In DAC."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317884"},{"key":"e_1_3_2_1_61_1","volume-title":"PowerTap: All-digital power meter modeling for run-time power monitoring","author":"Zoni Davide","year":"2018","unstructured":"Davide Zoni, Luca Cremona, Alessandro Cilardo, Mirko Gagliardi, and William Fornaciari. 2018b. PowerTap: All-digital power meter modeling for run-time power monitoring. Elsevier Microprocessors and Microsystems (MICPRO) (2018)."},{"key":"e_1_3_2_1_62_1","volume-title":"Powerprobe: Run-time power modeling through automatic RTL instrumentation. In DATE.","author":"Zoni Davide","year":"2018","unstructured":"Davide Zoni, Luca Cremona, and William Fornaciari. 2018a. Powerprobe: Run-time power modeling through automatic RTL instrumentation. In DATE."}],"event":{"name":"ISPD '23: International Symposium on Physical Design","location":"Virtual Event USA","acronym":"ISPD '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2023 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578927","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569052.3578927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:41Z","timestamp":1750182701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,26]]},"references-count":62,"alternative-id":["10.1145\/3569052.3578927","10.1145\/3569052"],"URL":"https:\/\/doi.org\/10.1145\/3569052.3578927","relation":{},"subject":[],"published":{"date-parts":[[2023,3,26]]},"assertion":[{"value":"2023-03-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}