{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:48Z","timestamp":1750220028284,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,26]],"date-time":"2023-03-26T00:00:00Z","timestamp":1679788800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["SRC Task 3160"],"award-info":[{"award-number":["SRC Task 3160"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007140","name":"Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2112665"],"award-info":[{"award-number":["2112665"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["N660011824049"],"award-info":[{"award-number":["N660011824049"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF","award":["1704758"],"award-info":[{"award-number":["1704758"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,26]]},"DOI":"10.1145\/3569052.3578929","type":"proceedings-article","created":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T17:51:55Z","timestamp":1679507515000},"page":"84-92","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Joint Optimization of Sizing and Layout for AMS Designs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2929-6610","authenticated-orcid":false,"given":"Ahmet F.","family":"Budak","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2698-141X","authenticated-orcid":false,"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5830-3643","authenticated-orcid":false,"given":"Hao","family":"Chen","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2638-7405","authenticated-orcid":false,"given":"Souradip","family":"Poddar","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3127-5838","authenticated-orcid":false,"given":"Linran","family":"Zhao","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2904-1482","authenticated-orcid":false,"given":"Yaoyao","family":"Jia","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2023,3,26]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"307","volume-title":"H. Ren and J. Hu, Eds","author":"Budak A. F.","year":"2022","unstructured":"A. F. Budak, S. Zhang, M. Liu, W. Shi, K. Zhu, and D. Z. Pan, \"Machine learning for analog circuit sizing,\" in Machine Learning for Analog Circuit Sizing, H. Ren and J. Hu, Eds. Springer, 2022, pp. 307--335."},{"issue":"20070021","key":"e_1_3_2_1_2_1","first-page":"111407","volume":"41","author":"Chen H.","year":"2020","unstructured":"H. Chen, M. Liu, X. Tang, K. Zhu, N. Sun, and D. Z. Pan, \"Challenges and oppor- tunities toward fully automated analog layout design,\" Journal of Semiconductors, vol. 41, no. 20070021, p. 111407, 2020.","journal-title":"\"Challenges and oppor- tunities toward fully automated analog layout design,\" Journal of Semiconductors"},{"key":"e_1_3_2_1_3_1","volume-title":"Berkeley analog generator with layout optimizer boosted with deep neural networks,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hakhamaneshi K.","year":"2019","unstructured":"K. Hakhamaneshi, N. Werblun, P. Abbeel, and V. Stojanovi?, ?BagNet: Berkeley analog generator with layout optimizer boosted with deep neural networks,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019."},{"key":"e_1_3_2_1_4_1","volume-title":"Automation and Test in Eurpoe (DATE)","author":"Liu M.","year":"2021","unstructured":"M. Liu, W. J. Turner, G. F. Kokai, B. Khailany, D. Z. Pan, and H. Ren, \"Parasitic- aware analog circuit sizing with graph neural networks and bayesian optimization,\" in IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2021."},{"key":"e_1_3_2_1_5_1","volume-title":"DNN-Opt an RL inspired optimization for analog circuit sizing using deep neural networks,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Budak A. F.","year":"2021","unstructured":"A. F. Budak, P. Bhansali, B. Liu, N. Sun, D. Z. Pan, and C. V. Kashyap, \"DNN-Opt an RL inspired optimization for analog circuit sizing using deep neural networks,\" in ACM\/IEEE Design Automation Conference (DAC), 2021."},{"key":"e_1_3_2_1_6_1","volume-title":"MAGICAL: Toward fully automated analog IC layout leveraging human and machine intelligence,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Xu B.","year":"2019","unstructured":"B. Xu, K. Zhu, M. Liu, Y. Lin, S. Li, X. Tang, N. Sun, and D. Z. Pan, \"MAGICAL: Toward fully automated analog IC layout leveraging human and machine intelligence,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019."},{"key":"e_1_3_2_1_7_1","volume-title":"MAGICAL 1.0: An open-source fully-automated ams layout synthesis framework verified with a 40-nm 1 GS\/s \"\" ADC,\" in IEEE Custom Integrated Circuits Conference (CICC)","author":"Chen H.","year":"2021","unstructured":"H. Chen, M. Liu, X. Tang, K. Zhu, A. Mukherjee, N. Sun, and D. Z. Pan, \"MAGICAL 1.0: An open-source fully-automated ams layout synthesis framework verified with a 40-nm 1 GS\/s \"\" ADC,\" in IEEE Custom Integrated Circuits Conference (CICC), 2021."},{"key":"e_1_3_2_1_8_1","first-page":"161","volume-title":"Circuits Signal Process.","author":"Horta N.","year":"2002","unstructured":"N. Horta, \"Analogue and mixed-signal systems topologies exploration using symbolic methods,\" Analog Integr. Circuits Signal Process., p. 161--176, 2002."},{"key":"e_1_3_2_1_9_1","unstructured":"\"Iprail-intellectual property reuse-based analog ic layout automation \" Integra- tion 2003 analog and Mixed-signal IC Design and Design Methodologies."},{"key":"e_1_3_2_1_10_1","volume-title":"Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)","author":"Daems W.","year":"2003","unstructured":"W. Daems, G. Gielen, and W. Sansen, \"Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2003."},{"key":"e_1_3_2_1_11_1","volume-title":"S. P. Boyd, and T. H. Lee, \"Optimal design of a cmos op-amp via geometric programming,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)","author":"M.","year":"2001","unstructured":"M. d. Hershenson, S. P. Boyd, and T. H. Lee, \"Optimal design of a cmos op-amp via geometric programming,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2001."},{"key":"e_1_3_2_1_12_1","volume-title":"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Wang Y.","year":"2014","unstructured":"Y. Wang, M. Orshansky, and C. Caramanis, \"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization,\" in ACM\/IEEE Design Automation Conference (DAC), 2014."},{"key":"e_1_3_2_1_13_1","volume-title":"Analog circuit sizing via swarm intelligence,\" AEU - International Journal of Electronics and Communications","author":"Vural A.","year":"2012","unstructured":"A. Vural et al., \"Analog circuit sizing via swarm intelligence,\" AEU - International Journal of Electronics and Communications, 2012."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2526263"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3206.001.0001"},{"key":"e_1_3_2_1_16_1","volume-title":"Practical bayesian optimization of machine learning algorithms,\" in Conference on Neural Information Processing Systems (NIPS)","author":"Snoek J.","year":"2012","unstructured":"J. Snoek, H. Larochelle, and R. P. Adams, \"Practical bayesian optimization of machine learning algorithms,\" in Conference on Neural Information Processing Systems (NIPS), vol. 25, 2012."},{"key":"e_1_3_2_1_17_1","volume-title":"Feb","author":"Liu B.","year":"2014","unstructured":"B. Liu, D. Zhao, P. Reynaert, and G. G. E. Gielen, \"Gaspad: A general and effi-cient mm-wave integrated circuit synthesis method based on surrogate model assisted evolutionary algorithm,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Feb 2014."},{"key":"e_1_3_2_1_18_1","volume-title":"Multi-objective bayesian optimiza- tion for analog\/rf circuit synthesis,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Lyu W.","year":"2018","unstructured":"W. Lyu, F. Yang, C. Yan, D. Zhou, and X. Zeng, \"Multi-objective bayesian optimiza- tion for analog\/rf circuit synthesis,\" in ACM\/IEEE Design Automation Conference (DAC), 2018."},{"key":"e_1_3_2_1_19_1","volume-title":"Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","author":"\u0130slamo\u011flu G.","year":"2019","unstructured":"G. \u0130slamo\u011flu, T. O. \u00c7akici, E. Afacan, and G. D\u00fcndar, \"Artificial neural network assisted analogic sizing tool,\" in 2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2019."},{"key":"e_1_3_2_1_20_1","volume-title":"An artificial neural network assisted optimization system for analog design space exploration,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Li Y.","year":"2020","unstructured":"Y. Li, Y. Wang, Y. Li, R. Zhou, and Z. Lin, \"An artificial neural network assisted optimization system for analog design space exploration,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020."},{"key":"e_1_3_2_1_21_1","volume-title":"An efficient analog circuit sizing method based on machine learning assisted global optimization,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)","author":"Budak A.","year":"2021","unstructured":"A. Budak, M. Gandara, W. Shi, D. Pan, N. Sun, and B. Liu, \"An efficient analog circuit sizing method based on machine learning assisted global optimization,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021."},{"key":"e_1_3_2_1_22_1","volume-title":"Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","author":"Louren\u00e7o N.","year":"2018","unstructured":"N. Louren\u00e7o, J. Rosa, R. Martins, H. Aidos, A. Canelas, R. P\u00f3voa, and N. Horta, \"On the exploration of promising analog ic designs via artificial neural networks,\" in 2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2018."},{"key":"e_1_3_2_1_23_1","volume-title":"GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,\" ACM\/IEEE Design Automation Conference (DAC)","author":"Wang H.","year":"2020","unstructured":"H. Wang, K. Wang, J. Yang, L. Shen, N. Sun, H. Lee, and S. Han, \"GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,\" ACM\/IEEE Design Automation Conference (DAC), 2020."},{"key":"e_1_3_2_1_24_1","volume-title":"Automation and Test in Eurpoe (DATE)","author":"Settaluri K.","year":"2020","unstructured":"K. Settaluri, A. Haj-Ali, Q. Huang, K. Hakhamaneshi, and B. Nikoli\u0107, \"AutoCkt: deep reinforcement learning of analog circuit designs,\" IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2020."},{"key":"e_1_3_2_1_25_1","volume-title":"Multi-fidelity surrogate-based optimization for electromagnetic simulation acceleration,\" ACM Transactions on Design Automation of Electronic Systems (TODAES), aug","author":"Wang Y.","year":"2020","unstructured":"Y. Wang, P. D. Franzon, D. Smart, and B. Swahn, \"Multi-fidelity surrogate-based optimization for electromagnetic simulation acceleration,\" ACM Transactions on Design Automation of Electronic Systems (TODAES), aug 2020."},{"key":"e_1_3_2_1_26_1","volume-title":"Trust-region method with deep reinforcement learning in analog design space exploration,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Yang K.","year":"2021","unstructured":"K. Yang et al., \"Trust-region method with deep reinforcement learning in analog design space exploration,\" in ACM\/IEEE Design Automation Conference (DAC), 2021."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567880"},{"key":"e_1_3_2_1_28_1","volume-title":"BAG: A designer-oriented integrated framework for the development of ams circuit generators,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Crossley J.","year":"2013","unstructured":"J. Crossley, A. Puggelli, H.-P. Le, B. Yang, R. Nancollas, K. Jung, L. Kong, N. Narevsky, Y. Lu, N. Sutardja, E. J. An, A. L. Sangiovanni-Vincentelli, and E. Alon, \"BAG: A designer-oriented integrated framework for the development of ams circuit generators,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2013."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"key":"e_1_3_2_1_30_1","volume-title":"S3DET: Detecting system symmetry constraints for analog circuits with graph similarity,\" in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"Liu M.","year":"2020","unstructured":"M. Liu, W. Li, K. Zhu, B. Xu, Y. Lin, L. Shen, X. Tang, N. Sun, and D. Z. Pan, \"S3DET: Detecting system symmetry constraints for analog circuits with graph similarity,\" in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2020."},{"key":"e_1_3_2_1_31_1","volume-title":"Effective analog\/mixed-signal circuit placement considering system signal flow,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Zhu K.","year":"2020","unstructured":"K. Zhu, H. Chen, M. Liu, X. Tang, N. Sun, and D. Z. Pan, \"Effective analog\/mixed-signal circuit placement considering system signal flow,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020."},{"key":"e_1_3_2_1_32_1","volume-title":"Toward silicon-proven detailed routing for analog and mixed signal circuit,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Chen H.","year":"2020","unstructured":"H. Chen, K. Zhu, M. Liu, X. Tang, N. Sun, and D. Z. Pan, \"Toward silicon-proven detailed routing for analog and mixed signal circuit,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020."},{"key":"e_1_3_2_1_33_1","volume-title":"Tutorial and perspectives on MAGICAL: A silicon-proven open-source analog IC layout system,\" IEEE Transactions on Circuits and Systems II: Express Briefs","author":"Zhu K.","year":"2022","unstructured":"K. Zhu, H. Chen, M. Liu, and D. Z. Pan, \"Tutorial and perspectives on MAGICAL: A silicon-proven open-source analog IC layout system,\" IEEE Transactions on Circuits and Systems II: Express Briefs, 2022."},{"key":"e_1_3_2_1_34_1","volume-title":"Automated design of analog circuits using reinforcement learning,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)","author":"Settaluri K.","year":"2022","unstructured":"K. Settaluri, Z. Liu, R. Khurana, A. Mirhaj, R. Jain, and B. Nikolic, \"Automated design of analog circuits using reinforcement learning,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022."},{"key":"e_1_3_2_1_35_1","volume-title":"July","author":"Ren H.","year":"2020","unstructured":"H. Ren, G. F. Kokai, W. J. Turner, and T.-S. Ku, \"ParaGraph: Layout parasitics and device parameter prediction using graph neural networks,\" in ACM\/IEEE Design Automation Conference (DAC), July 2020."},{"key":"e_1_3_2_1_36_1","volume-title":"July","author":"Shook B.","year":"2020","unstructured":"B. Shook, P. Bhansali, C. Kashyap, C. Amin, and S. Joshi, \"MLParest: Machine leaning based parasitic estimation for custom circuit design,\" in ACM\/IEEE Design Automation Conference (DAC), July 2020."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549384"},{"key":"e_1_3_2_1_38_1","volume-title":"Automation and Test in Eurpoe (DATE)","author":"Liu M.","year":"2020","unstructured":"M. Liu, K. Zhu, J. Gu, L. Shen, X. Tang, N. Sun, and D. Z. Pan, \"Towards decrypting the art of analog layout: Placement quality prediction via transfer learning,\" in IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2020."},{"key":"e_1_3_2_1_39_1","volume-title":"Machine learning and algorithms: Let us team up for eda,\" IEEE Design Test","author":"Ren H.","year":"2023","unstructured":"H. Ren, B. Khailany, M. Fojtik, and Y. Zhang, \"Machine learning and algorithms: Let us team up for eda,\" IEEE Design Test, vol. 40, 2023."},{"key":"e_1_3_2_1_40_1","volume-title":"Reinforcement learning for electronic design automation: Case studies and perspectives: (invited paper),\" in Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Budak A. F.","year":"2022","unstructured":"A. F. Budak, Z. Jiang, K. Zhu, A. Mirhoseini, A. Goldie, and D. Z. Pan, \"Reinforcement learning for electronic design automation: Case studies and perspectives: (invited paper),\" in Asia and South Pacific Design Automation Conference (ASP-DAC), 2022."},{"volume-title":"ISPD '22","author":"Hanchate N.","key":"e_1_3_2_1_41_1","unstructured":"N. Hanchate, \"Improving chip design performance and productivity using machine learning,\" in Proceedings of the 2022 International Symposium on Physical Design, ser. ISPD '22."},{"key":"e_1_3_2_1_42_1","unstructured":"\"Synopsys dso.ai \" https:\/\/www.synopsys.com\/implementation-and-signoff\/ml-ai-design\/dso-ai.html."},{"key":"e_1_3_2_1_43_1","author":"Koh H. Y.","year":"1990","unstructured":"H. Y. Koh, C. H. Sequin, and P. R. Gray, \"Opasyn: a compiler for cmos operational amplifiers,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990.","journal-title":"\"Opasyn: a compiler for cmos operational amplifiers,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_44_1","volume-title":"Speech and Signal Processing (ICASSP)","author":"Rotman M.","year":"2020","unstructured":"M. Rotman and L. Wolf, \"Electric analog circuit design with hypernetworks and a differential simulator,\" in IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), 2020"}],"event":{"name":"ISPD '23: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"ISPD '23"},"container-title":["Proceedings of the 2023 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578929","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569052.3578929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:41Z","timestamp":1750182701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569052.3578929"}},"subtitle":["Challenges and Opportunities"],"short-title":[],"issued":{"date-parts":[[2023,3,26]]},"references-count":44,"alternative-id":["10.1145\/3569052.3578929","10.1145\/3569052"],"URL":"https:\/\/doi.org\/10.1145\/3569052.3578929","relation":{},"subject":[],"published":{"date-parts":[[2023,3,26]]},"assertion":[{"value":"2023-03-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}