{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T05:30:08Z","timestamp":1778304608966,"version":"3.51.4"},"reference-count":55,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T00:00:00Z","timestamp":1687305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["SaTC-2020625"],"award-info":[{"award-number":["SaTC-2020625"]}]},{"DOI":"10.13039\/100000161","name":"NIST","doi-asserted-by":"crossref","award":["60NANB20D20"],"award-info":[{"award-number":["60NANB20D20"]}],"id":[{"id":"10.13039\/100000161","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2023,9,30]]},"abstract":"<jats:p>Post-quantum cryptography (PQC) has recently drawn substantial attention from various communities owing to the proven vulnerability of existing public-key cryptosystems against the attacks launched from well-established quantum computers. The Ring-Binary-Learning-with-Errors (RBLWE), a variant of Ring-LWE, has been proposed to build PQC for lightweight applications. As more Field-Programmable Gate Array (FPGA) devices are being deployed in lightweight applications like Internet-of-Things (IoT) devices, it would be interesting if the RBLWE-based PQC can be implemented on the FPGA with ultra-low complexity and flexible processing. However, thus far, limited information is available for such implementations. In this article, we propose novel RBLWE-based PQC accelerators on the FPGA with ultra-low implementation complexity and flexible timing. We first present the process of deriving the key operation of the RBLWE-based scheme into the proposed algorithmic operation. The corresponding hardware accelerator is then efficiently mapped from the proposed algorithm with the help of algorithm-to-architecture implementation techniques and extended to obtain higher-throughput designs. The final complexity analysis and implementation results (on a variety of FPGAs) show that the proposed accelerators have significantly smaller area-time complexities than the state-of-the-art designs. Overall, the proposed accelerators feature low implementation complexity and flexible processing, making them desirable for emerging FPGA-based lightweight applications.<\/jats:p>","DOI":"10.1145\/3569457","type":"journal-article","created":{"date-parts":[[2022,10,27]],"date-time":"2022-10-27T12:28:36Z","timestamp":1666873716000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["FPGA Implementation of Compact Hardware Accelerators for Ring-Binary-LWE-based Post-quantum Cryptography"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3461-4548","authenticated-orcid":false,"given":"Pengzhou","family":"He","sequence":"first","affiliation":[{"name":"Villanova University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3321-5123","authenticated-orcid":false,"given":"Tianyou","family":"Bao","sequence":"additional","affiliation":[{"name":"Villanova University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4814-1318","authenticated-orcid":false,"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Villanova University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0926-4120","authenticated-orcid":false,"given":"Moeness","family":"Amin","sequence":"additional","affiliation":[{"name":"Villanova University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,6,21]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"2020. Post-quantum cryptography round 3 submissions. https:\/\/csrc.nist.gov\/."},{"key":"e_1_3_1_3_2","unstructured":"2022. National Science Foundation (NSF) 2022 Secure and Trustworthy Cyberspace principal investigators\u2019 meeting (SaTC PI Meeting\u201922)\u2013Break out group reports\/slides: Security in a post-quantum world. Slides page 4. https:\/\/cps-vo.org\/group\/satc-pimtg22\/breakouts."},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342207"},{"key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/HST.2013.6581570","volume-title":"2013 IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201913)","author":"Aysu Aydin","year":"2013","unstructured":"Aydin Aysu, Cameron Patterson, and Patrick Schaumont. 2013. Low-cost and area-efficient FPGA implementations of lattice-based cryptography. In 2013 IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201913). IEEE, 81\u201386."},{"key":"e_1_3_1_6_2","article-title":"Optimized polynomial multiplier architectures for post-quantum KEM Saber","author":"Basso Andrea","year":"2021","unstructured":"Andrea Basso and Sujoy Sinha Roy. 2021. Optimized polynomial multiplier architectures for post-quantum KEM Saber. DAC. Springer, Berlin, Heidelberg.","journal-title":"DAC"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88702-7_1"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317850"},{"key":"e_1_3_1_9_2","first-page":"450","volume-title":"International Workshop on Cryptographic Hardware and Embedded Systems","author":"Bogdanov Andrey","year":"2007","unstructured":"Andrey Bogdanov, Lars R. Knudsen, Gregor Leander, Christof Paar, Axel Poschmann, Matthew J. B. Robshaw, Yannick Seurin, and Charlotte Vikkelsoe. 2007. PRESENT: An ultra-lightweight block cipher. In International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 450\u2013466."},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8645015"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2899007.2899011"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31517-1_2"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445979"},{"key":"e_1_3_1_14_2","article-title":"High-performance polynomial multiplication hardware accelerators for KEM saber and NTRU","author":"Carter Elizabeth","year":"2022","unstructured":"Elizabeth Carter, Pengzhou He, and Jiafeng Xie. 2022. High-performance polynomial multiplication hardware accelerators for KEM saber and NTRU. Cryptology ePrint Archive (2022).","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2350431"},{"key":"e_1_3_1_16_2","unstructured":"Viet Ba Dang Kamyar Mohajerani and Kris Gaj. 2021. High-speed hardware architectures and fair FPGA benchmarking of CRYSTALS-Kyber NTRU and Saber. In Proceeding of the NIST 3rd PQC Standardization Conf. 1\u201348."},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2020.2979318"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2019.2903082"},{"key":"e_1_3_1_19_2","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1109\/HST.2019.8741027","volume-title":"2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201919)","author":"Fritzmann Tim","year":"2019","unstructured":"Tim Fritzmann and Johanna Sep\u00falveda. 2019. Efficient and flexible low-power NTT for lattice-based cryptography. In 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201919). IEEE, 141\u2013150."},{"key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1007\/978-3-319-59879-6_11","volume-title":"International Workshop on Post-Quantum Cryptography","author":"G\u00f6pfert Florian","year":"2017","unstructured":"Florian G\u00f6pfert, Christine van Vredendaal, and Thomas Wunderer. 2017. A hybrid lattice basis reduction and quantum search attack on LWE. In International Workshop on Post-Quantum Cryptography. Springer, 184\u2013202."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2022.3152850"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3075456"},{"key":"e_1_3_1_23_2","first-page":"1","article-title":"Compact coprocessor for KEM Saber: Novel scalable matrix originated processing","author":"He Pengzhou","year":"2021","unstructured":"Pengzhou He, Chiou-Yng Lee, and Jiafeng Xie. 2021. Compact coprocessor for KEM Saber: Novel scalable matrix originated processing. InThe NIST T3rd Standardization Conference. 1\u201316.","journal-title":"The NIST T3rd Standardization Conference"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898037"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.372-393"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3169471"},{"key":"e_1_3_1_27_2","article-title":"AxRLWE: A multi-level approximate Ring-LWE co-processor for lightweight IoT applications","author":"Khalid Ayesha","year":"2021","unstructured":"Ayesha Khalid, Song Bian, Chenghua Wang, M\u00e1ire O\u2019Neill, and Weiqiang Liu. 2021. AxRLWE: A multi-level approximate Ring-LWE co-processor for lightweight IoT applications. IEEE Internet of Things Journal 9, 13 (2021), 10492\u201310501.","journal-title":"IEEE Internet of Things Journal"},{"key":"e_1_3_1_28_2","first-page":"1","volume-title":"2018 IEEE International Symposium on Circuits and Systems (ISCAS\u201918)","author":"Khalid Ayesha","year":"2018","unstructured":"Ayesha Khalid, James Howe, Ciara Rafferty, Francesco Regazzoni, and M\u00e1ire O\u2019Neill. 2018. Compact, scalable, and efficient discrete Gaussian samplers for lattice-based cryptography. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS\u201918). IEEE, 1\u20135."},{"key":"e_1_3_1_29_2","first-page":"1","volume-title":"2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920)","author":"Kundi Dur E. Shahwar","year":"2020","unstructured":"Dur E. Shahwar Kundi, Song Bian, Ayesha Khalid, Chenghua Wang, M\u00e1ire O\u2019Neill, and Weiqiang Liu. 2020. AxMM: Area and power efficient approximate modular multiplier for R-LWE cryptosystem. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920). IEEE, 1\u20135."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2568213"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2883966"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36095-4_19"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3160394"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13190-5_1"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88702-7_5"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2264694"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1971-0301966-0"},{"key":"e_1_3_1_39_2","first-page":"68","volume-title":"International Conference on Selected Areas in Cryptography","author":"P\u00f6ppelmann Thomas","year":"2013","unstructured":"Thomas P\u00f6ppelmann and Tim G\u00fcneysu. 2013. Towards practical lattice-based public-key encryption on reconfigurable hardware. In International Conference on Selected Areas in Cryptography. Springer, 68\u201385."},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/1568318.1568324"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2697841"},{"key":"e_1_3_1_42_2","doi-asserted-by":"crossref","first-page":"443","DOI":"10.46586\/tches.v2020.i4.443-466","article-title":"High-speed instruction-set coprocessor for lattice-based key encapsulation mechanism: Saber in hardware","author":"Roy Sujoy Sinha","year":"2020","unstructured":"Sujoy Sinha Roy and Andrea Basso. 2020. High-speed instruction-set coprocessor for lattice-based key encapsulation mechanism: Saber in hardware. IACR TCHES, 443\u2013466.","journal-title":"IACR TCHES"},{"key":"e_1_3_1_43_2","first-page":"371","volume-title":"International Workshop on Cryptographic Hardware and Embedded Systems","author":"Roy Sujoy Sinha","year":"2014","unstructured":"Sujoy Sinha Roy, Frederik Vercauteren, Nele Mentens, Donald Donglong Chen, and Ingrid Verbauwhede. 2014. Compact ring-LWE cryptoprocessor. In International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 371\u2013391."},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3025857"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53008-5_11"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104280"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"e_1_3_1_48_2","first-page":"224","article-title":"Generalizations of the Karatsuba algorithm for efficient implementations.","volume":"2006","author":"Weimerskirch Andr\u00e9","year":"2006","unstructured":"Andr\u00e9 Weimerskirch and Christof Paar. 2006. Generalizations of the Karatsuba algorithm for efficient implementations. IACR Cryptol. ePrint Arch. 2006 (2006), 224.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_49_2","first-page":"1","volume-title":"2020 IEEE 38th VLSI Test Symposium (VTS\u201920)","author":"Xie Jiafeng","year":"2020","unstructured":"Jiafeng Xie, Kanad Basu, Kris Gaj, and Ujjwal Guin. 2020. Special session: The recent advance in hardware implementation of post-quantum cryptography. In 2020 IEEE 38th VLSI Test Symposium (VTS\u201920). IEEE, 1\u201310."},{"issue":"2","key":"e_1_3_1_50_2","first-page":"1222","article-title":"Efficient hardware implementation of finite field arithmetic  \\(AB+ C\\)  over hybrid fields for post-quantum cryptography","volume":"10","author":"Xie Jiafeng","year":"2021","unstructured":"Jiafeng Xie, Pengzhou He, Xiaofang Maggie Wang, and Jose Luis Imana. 2021. Efficient hardware implementation of finite field arithmetic \\(AB+ C\\) over hybrid fields for post-quantum cryptography. IEEE Transactions on Emerging Topics in Computing 10, 2 (2021), 1222\u20131228.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_1_51_2","first-page":"1","volume-title":"DAC","author":"Xie Jiafeng","year":"2021","unstructured":"Jiafeng Xie, Pengzhou He, and Wujie Wen. 2021. Efficient implementation of finite field arithmetic for binary Ring-LWE post-quantum cryptography through a novel lookup-table-like method. In DAC, Vol. 21. 1\u20136."},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.328-356"},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3174205"},{"key":"e_1_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i2.49-72"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980387"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569457","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569457","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:48:56Z","timestamp":1750182536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569457"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,21]]},"references-count":55,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,9,30]]}},"alternative-id":["10.1145\/3569457"],"URL":"https:\/\/doi.org\/10.1145\/3569457","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,21]]},"assertion":[{"value":"2022-06-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-10-09","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}