{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:48:41Z","timestamp":1771703321140,"version":"3.50.1"},"reference-count":25,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2022,12,9]],"date-time":"2022-12-09T00:00:00Z","timestamp":1670544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2023,1,31]]},"abstract":"<jats:p>\n            One of the essential elements of computing is the memory element. Flip-flops form an integral part of a System-on-Chip (SoC) and consume most of the area on the die. To meet the high-speed performance demands by the data-intensive applications such as artificial intelligence, cloud computing, and machine learning, we propose to integrate memory with the logic to get built-in memory Logic circuits that operate based on the crosstalk computing logic. These circuits are called\n            <jats:bold>Crosstalk Built-in Memory Logic (CBML)<\/jats:bold>\n            circuits, which exploit the detrimental interconnect crosstalk and astutely turn this unwanted effect into a computing principle with embedded memory. By virtue of our novel CBML circuit technique, the logic is computed, and the result is stored intrinsically within these complex circuits. The stored values will be retained irrespective of the change in input until the next logic evaluation cycle. This neoteric embedding of memory in logic provides high-speed operation with a reduced number of transistors. In this article, we have manifested the built-in memory feature of the complex CBML circuits using 16 nanometer (nm) PTM models in HSPICE. Benchmarking is performed by comparing with the equivalent static CMOS circuits to compare the number of transistors, power, and performance. It is observed that the number of transistors consumed by CBML 4-bit Full-Adder (the key element prevalent in Arithmetic circuits, e.g., ALU, Counters) is up to 46% less, and performance is improved by 27% over the equivalent CMOS circuits. This circuit serves as an example of a large-scale CBML circuit. Also, the performance improvement achieved by other circuits such as 3-input AND and the CARRY logic is up to 60% along with a 40% reduction in the number of transistors. CBML circuits have the potential to pave the way for special high-speed macros with specifically engineered structures.\n          <\/jats:p>","DOI":"10.1145\/3569917","type":"journal-article","created":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T12:02:38Z","timestamp":1667304158000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A Neoteric Approach for Logic with Embedded Memory Leveraging Crosstalk Computing"],"prefix":"10.1145","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3458-9277","authenticated-orcid":false,"given":"Prerana","family":"Samant","sequence":"first","affiliation":[{"name":"University of Missouri Kansas City, MO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0243-8124","authenticated-orcid":false,"given":"Naveen Kumar","family":"Macha","sequence":"additional","affiliation":[{"name":"University of Missouri Kansas City, MO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7318-3528","authenticated-orcid":false,"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[{"name":"University of Missouri Kansas City, MO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,12,9]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"270","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey Jan. M.","year":"2003","unstructured":"Jan. M. Rabaey, Anantha Chandrakasan, and B. Nikolic (Eds.). 2003. Digital Integrated Circuits: A Design Perspective. Prentice Hall, Englewood Cliffs, N.J., 270\u2013315."},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"e_1_3_1_4_2","first-page":"147","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED'01)","author":"Tschanz James","year":"2001","unstructured":"James Tschanz, Siva Narendra, Zhanping Chen, Shekhar Borkar, and Manoj Sachdev. 2001. Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED'01). 147\u2013152. DOI:10.1109\/LPE.2001.945391"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2096483"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"e_1_3_1_7_2","first-page":"117","article-title":"A fully static topologically-compressed 21-transistor flip-flop with 75% power saving","author":"Kawai Natsumi","year":"2013","unstructured":"Natsumi Kawai et al. 2013. A fully static topologically-compressed 21-transistor flip-flop with 75% power saving. In Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC). 117\u2013120. DOI:10.1109\/ASSCC.2013.6690996","journal-title":"Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC)"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2729884"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2213280"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2015.02.057"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00025"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123636"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232227"},{"key":"e_1_3_1_14_2","first-page":"1","volume-title":"Proceedings of the IEEE International Conference on Rebooting Computing (ICRC)","author":"Macha Naveen Kumar","year":"2018","unstructured":"Naveen Kumar Macha, Bhavana Tejaswini Repalle, S. Geedipally, R. Rios, and Mostafizur Rahman. 2018. A new paradigm for fault-tolerant computing with interconnect crosstalks. In Proceedings of the IEEE International Conference on Rebooting Computing (ICRC). 1\u20136. DOI:10.1109\/ICRC.2018.8638601"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2019.8914701"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/S3S46989.2019.9320742"},{"key":"e_1_3_1_17_2","volume-title":"Crosstalk Computing: Circuit Techniques, Implementation and Potential Applications","author":"Kumar Macha Naveen","year":"2020","unstructured":"Naveen Kumar Macha. 2020. Crosstalk Computing: Circuit Techniques, Implementation and Potential Applications. Ph.D. Dissertation. ECE, UMKC, MO. Retrieved from https:\/\/mospace.umsystem.edu\/xmlui\/handle\/10355\/80941."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2019.8741746"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH47378.2019.181306"},{"issue":"9","key":"e_1_3_1_20_2","first-page":"1","article-title":"Crosstalk computing-based gate-level reconfigurable circuits","volume":"21","author":"Kumar Macha Naveen","year":"2022","unstructured":"Naveen Kumar Macha, Bhavana Tejaswini Repalle, Md Arif Iqbal, and Mostafizur Rahman. 2022. Crosstalk computing-based gate-level reconfigurable circuits. IEEE Trans. Very Large Scale Integ. Syst. 21, 9 (May 2022), 1\u201311. DOI:10.1109\/TVLSI.2022.3173344","journal-title":"IEEE Trans. Very Large Scale Integ. Syst."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.01.002"},{"key":"e_1_3_1_22_2","unstructured":"Synopsys HSPICE Simulator (K-2019.12.). Synopsys. Retrieved from https:\/\/www.synopsys.com\/implementation-and-signoff\/ams-simulation\/primesim-hspice.html."},{"key":"e_1_3_1_23_2","unstructured":"Predictive Technology Model (PTM). September 2020. Arizona State University. Retrieved from http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.910537"},{"key":"e_1_3_1_25_2","unstructured":"Naveen Kumar Macha Bhavana Tejaswini Repalle Md Arif Iqbal and Mostafizur Rahman. 2021. Crosstalk noise based configurable computing: A new paradigm for digital electronics. arXiv:2004.08040 . Retrieved from https:\/\/arxiv.org\/abs\/2004.08040."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/NANO47656.2020.9183577"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569917","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:07:50Z","timestamp":1750183670000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569917"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,9]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,1,31]]}},"alternative-id":["10.1145\/3569917"],"URL":"https:\/\/doi.org\/10.1145\/3569917","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,9]]},"assertion":[{"value":"2021-09-16","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-07-25","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-12-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}