{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T00:08:08Z","timestamp":1773965288595,"version":"3.50.1"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2023,5,17]],"date-time":"2023-05-17T00:00:00Z","timestamp":1684281600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,7,31]]},"abstract":"<jats:p>The detail routing process is by far the most time consuming during the physical design flow. Routing starts with an estimation of timing slacks and aims to meet the timing specifications at signoff. In this paper, we propose an improved method to predict the net delays using RandomForestRegressor and thereby predict critical paths early on at the placement stage. Quick timing prediction is also essential in making time-sensitive edits to stepping of the chip based on post-Si feedback. The proposed algorithm is based on five novel features, namely, targeted feature selection, introduction of a one-hot encoding scheme, an outlier identification method, post-route buffer-bloat prediction, and post-route cell sizing prediction. Experimental results on academic benchmarks and industry circuits, both on advanced 10nm process node show that the proposed algorithm has led to significant improvements in accurately predicting timing slacks when compared with state of the art. The proposed algorithm predicts slack within 0.598% of signoff results, whereas the state of art results are erroneous by an average of 53.33% for the same metric. Overall time savings of 44.1% is seen when compared to running the traditional flow, and savings of 90% is seen for obtaining the timing results.<\/jats:p>","DOI":"10.1145\/3572546","type":"journal-article","created":{"date-parts":[[2022,11,29]],"date-time":"2022-11-29T12:05:13Z","timestamp":1669723513000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["IMPRoVED: Integrated Method to Predict PostRouting setup Violations in Early Design Stages"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6278-6174","authenticated-orcid":false,"given":"Suhas","family":"Krishna Kashyap","sequence":"first","affiliation":[{"name":"Arizona State University, Arizona, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3636-715X","authenticated-orcid":false,"given":"Sule","family":"Ozev","sequence":"additional","affiliation":[{"name":"Arizona State University, Arizona, USA"}]}],"member":"320","published-online":{"date-parts":[[2023,5,17]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382667"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","unstructured":"L. Breiman. 2001. Random forests machine learning 45 1 (2001) 5\u201332.","DOI":"10.1023\/A:1010933404324"},{"key":"e_1_3_1_4_2","volume-title":"IEEE International Test Synthesis Workshop (ITSW\u201999)","author":"Davidson S.","year":"1999","unstructured":"S. Davidson. 1999. Characteristics of the ITC99 benchmark circuits. In IEEE International Test Synthesis Workshop (ITSW\u201999)."},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10994-018-5724-2"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317857"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00096"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715102"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428008"},{"key":"e_1_3_1_10_2","first-page":"1","volume-title":"ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP\u201914)","author":"Kahng A. B.","year":"2014","unstructured":"A. B. Kahng, S. Kang, H. Lee, S. Nath, and J. Wadhwani. 2014. Learning-based approximation of interconnect delay and slew in signoff timing tools. In ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP\u201914), Vol. 00. 1\u20138."},{"key":"e_1_3_1_11_2","first-page":"260:1","volume-title":"Design, Automation & Test in Europe (DATE)","author":"Han S. S.","year":"2014","unstructured":"S. S. Han, A. B. Kahng, S. Nath, and A. S. Vydyanathan. 2014. A deep learning methodology to proliferate golden signoff timing. In Design, Automation & Test in Europe (DATE). 260:1\u2013260:6."},{"key":"e_1_3_1_12_2","first-page":"1","volume-title":"ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP\u201915)","author":"Kahng A. B.","year":"2015","unstructured":"A. B. Kahng, M. Luo, and S. Nath. 2015. SI for free: Machine learning of interconnect coupling delay and transition effects. In ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP\u201915). 1\u20138"},{"key":"e_1_3_1_13_2","volume-title":"Design, Automation & Test in Europe (DATE\u201914)","author":"Han S. S.","year":"2014","unstructured":"S. S. Han, A. B. Kahng, S. Nath, and A. S. Vydyanathan. 2014. A deep learning methodology to proliferate golden signoff timing. In Design, Automation & Test in Europe (DATE\u201914). 260:1\u2013260:6."},{"key":"e_1_3_1_14_2","first-page":"55","volume-title":"Journal of Applied Physics","author":"Elmore W. C.","year":"1948","unstructured":"W. C. Elmore. 1948. The transient response of damped linear networks with particular regard to wideband amplifiers. In Journal of Applied Physics, Vol. 19. 55\u201363."},{"key":"e_1_3_1_15_2","first-page":"621","volume-title":"International Conference On Computer Aided Design (ICCAD\u201903)","author":"Chang H.","year":"2003","unstructured":"H. Chang and S. S. Sapatnekar. 2003. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In International Conference On Computer Aided Design (ICCAD\u201903). 621\u2013625."},{"key":"e_1_3_1_16_2","first-page":"1","volume-title":"2011 IEEE International Test Conference","author":"Ender Yilmaz","year":"2011","unstructured":"Yilmaz Ender, Sule Ozev, and Kenneth M. Butler. 2011. Adaptive multidimensional outlier analysis for analog and mixed signal circuits. In 2011 IEEE International Test Conference. IEEE, 1\u20138."},{"key":"e_1_3_1_17_2","unstructured":"https:\/\/www.synopsys.com\/glossary\/what-is-static-timing-analysis.html"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159744"},{"key":"e_1_3_1_19_2","volume-title":"Springer Science & Business Media","author":"Bhasker J.","year":"2009","unstructured":"J. Bhasker and R. Chadha. 2009. Static timing analysis for nanometer designs: A practical approach. Springer Science & Business Media."},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.10.002"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065751"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415631"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065663"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915268"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177554"},{"key":"e_1_3_1_26_2","volume-title":"Proc. GOMAC","author":"Kahng A. B.","year":"2021","unstructured":"A. B. Kahng and T. Spyrou. 2021. The OpenROAD project: Unleashing hardware innovation. In Proc. GOMAC."},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3026231"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195975"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530598"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12527"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735028"},{"key":"e_1_3_1_32_2","unstructured":"H. Ren and S. Dutt. 2008. A network-flow based cell sizing algorithm structure 1(N3)."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996646"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872359"},{"key":"e_1_3_1_35_2","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1109\/ISQED.2019.8697877","volume-title":"20th International Symposium on Quality Electronic Design (ISQED\u201919)","author":"Islam A. M.","year":"2019","unstructured":"A. M. Islam, S. Nishizawa, Y. Matsui, and Y. Ichida. 2019. Drive-strength selection for synthesis of leakage-dominant circuits. In 20th International Symposium on Quality Electronic Design (ISQED\u201919). IEEE, 298\u2013303."},{"key":"e_1_3_1_36_2","first-page":"1","volume-title":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT\u201917)","author":"Tabrizi A. F.","year":"2017","unstructured":"A. F. Tabrizi, N. K. Darav, L. Rakai, A. Kennings, and L. Behjat. 2017. Detailed routing violation prediction during placement using machine learning. In 2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT\u201917). IEEE, 1\u20134."},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240777"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.97621"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3572546","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3572546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:14Z","timestamp":1750182674000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3572546"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,17]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,7,31]]}},"alternative-id":["10.1145\/3572546"],"URL":"https:\/\/doi.org\/10.1145\/3572546","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,17]]},"assertion":[{"value":"2022-04-15","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-11-12","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-05-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}