{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:46Z","timestamp":1750220026697,"version":"3.41.0"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T00:00:00Z","timestamp":1683676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CCF-1643271"],"award-info":[{"award-number":["CCF-1643271"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,5,31]]},"abstract":"<jats:p>\n            Non-volatile memory has been extensively researched as the alternative for a DRAM-based system; however, the traditional memory controller cannot efficiently track and schedule operations for all the memory devices in heterogeneous systems due to different timing requirements and complex architecture supports of various memory technologies. To address this issue, we propose a hybrid memory architecture framework called\n            <jats:italic>POMI<\/jats:italic>\n            (POlling-based Memory Interface). It uses a small buffer chip inserted on each DIMM (Dual In-line Memory Module) to decouple operation scheduling from the controller to enable the support for diverse memory technologies in the system. Unlike the conventional DRAM-based system, POMI uses a polling-based memory bus protocol for communication and to resolve any bus conflicts between memory modules. The buffer chip on each DIMM will provide feedback information to the main memory controller so that the polling overhead is trivial. We propose two unique designs. The first one adds additional bus lines for sending the feedback information, and the second one utilizes the Command\/Address bus. The framework provides several benefits: a technology-independent memory system, higher parallelism, and better scalability. Our experimental results show that POMI can efficiently support both homogeneous and heterogeneous systems. Compared with the conventional DDR4-2400 implementation, our scheme improves the performance of memory-intensive workloads by 3.7% on average. Compared with an existing interface for hybrid memory systems, Twin-Load, it also improves performance by 22.0% on average for memory-intensive workloads.\n          <\/jats:p>","DOI":"10.1145\/3572919","type":"journal-article","created":{"date-parts":[[2022,12,2]],"date-time":"2022-12-02T13:42:23Z","timestamp":1669988543000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Polling-Based Memory Interface"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7686-4508","authenticated-orcid":false,"given":"Trung","family":"Le","sequence":"first","affiliation":[{"name":"University of Illinois at Chicago, Chicago, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2526-1712","authenticated-orcid":false,"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Illinois at Chicago, Chicago, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7928-9024","authenticated-orcid":false,"given":"Zhichun","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Illinois at Chicago, Chicago, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,5,10]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"e_1_3_1_4_2","unstructured":"Standard Performance Evaluation Corporation. 2019. SPEC CPU2006 and CPU2017. Available at http:\/\/www.spec.org."},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989106"},{"key":"e_1_3_1_6_2","volume-title":"On-Chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories","author":"Desikan Rajagopalan","year":"2002","unstructured":"Rajagopalan Desikan, Charles R. Lefurgy, Stephen W. Keckler, and Doug Burger. 2002. On-Chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories. Technical Report TR-02-47. University of Texas at Austin."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.71"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522338"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"e_1_3_1_11_2","unstructured":"Joseph Izraelevitz Jian Yang Lu Zhang Juno Kim Xiao Liu Amirsaman Memaripour Yun Joon Soh et\u00a0al. 2019. Basic performance measurements of the Intel Optane DC persistent memory module. arxiv:1903.05714 [cs.DC]."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00076"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.37"},{"key":"e_1_3_1_16_2","unstructured":"MetaRAM Inc.2015. MetaRAM Product Brief. Retrieved December 10 2022 from http:\/\/www.metaram.com\/pdf\/briefs\/MetaRAM_DDR3_PB.pdf."},{"key":"e_1_3_1_17_2","unstructured":"Micron Technology Inc. 2015. CCMTD-1725822587-9875. Retrieved December 10 2022 from https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/8gb_ddr4_sdram.pdf."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342051"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357540"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_1_24_2","first-page":"i\u2013xxv","volume-title":"Proceedings of the 2019 IEEE Hot Chips 31 Symposium (HCS\u201919)","author":"Society IEEE Computer","year":"2019","unstructured":"IEEE Computer Society. 2019. Intel Optane data center persistent memory. In Proceedings of the 2019 IEEE Hot Chips 31 Symposium (HCS\u201919). IEEE, Los Alamitos, CA, i\u2013xxv."},{"key":"e_1_3_1_25_2","unstructured":"Shuang Song Qinzhe Wu Steven Flolid Joseph Dean Reena Panda and Junyong Deng. 2018. Experiments with SPEC CPU 2017: Similarity Balance Phase Behavior and SimPoints . Technical Report TR-180515-01. University of Texas at Austin."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_1_27_2","unstructured":"Synopsys Corp.2022. Synopsys Design Compiler. Retrieved December 10 2022 from https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html."},{"key":"e_1_3_1_28_2","unstructured":"The CXL Consortium.2021. CXL Specification. Retrieved December 10 2022 from https:\/\/www.computeexpresslink.org\/spec-landing."},{"key":"e_1_3_1_29_2","unstructured":"UMC Library. 2022. UMC Free Standard Cell Library.Retrieved December 10 2022 from https:\/\/www.faraday-tech.com\/freelib\/."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3325067"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555761"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555759"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3572919","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3572919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:38Z","timestamp":1750182698000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3572919"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,10]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,5,31]]}},"alternative-id":["10.1145\/3572919"],"URL":"https:\/\/doi.org\/10.1145\/3572919","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2023,5,10]]},"assertion":[{"value":"2022-06-29","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-11-07","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}