{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:09:38Z","timestamp":1750219778601,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,21]],"date-time":"2022-10-21T00:00:00Z","timestamp":1666310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,21]]},"DOI":"10.1145\/3573428.3573497","type":"proceedings-article","created":{"date-parts":[[2023,3,15]],"date-time":"2023-03-15T10:43:09Z","timestamp":1678876989000},"page":"400-405","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Two-stage Pipelined SRAM Design Based on 14nm FinFET Process"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0665-430X","authenticated-orcid":false,"given":"Yuan","family":"Lou","sequence":"first","affiliation":[{"name":"School of Rail Transportation, Soochow University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9547-043X","authenticated-orcid":false,"given":"Lijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Rail Transportation, Soochow University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7119-172X","authenticated-orcid":false,"given":"Yuling","family":"Yan","sequence":"additional","affiliation":[{"name":"School of Rail Transportation, Soochow University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2994-6863","authenticated-orcid":false,"given":"Lijun","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Rail Transportation, Soochow University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3229-0383","authenticated-orcid":false,"given":"Zhongda","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Rail Transportation, Soochow University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,3,15]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Low Power Design From Moore to AI for nm Era: Invited Paper[C]\/\/ 2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems","author":"Joshi R V","year":"2019","unstructured":"Joshi R V, Ziegler M M. Low Power Design From Moore to AI for nm Era: Invited Paper[C]\/\/ 2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\". 2019. FNM Surname (2018)."},{"key":"e_1_3_2_1_2_1","volume-title":"Prediction table based management policy for STT-RAM and SRAM hybrid cache[M]","author":"Quan B","year":"2012","unstructured":"Quan B, Zhang T , Chen T , Prediction table based management policy for STT-RAM and SRAM hybrid cache[M]. 2012."},{"key":"e_1_3_2_1_3_1","volume-title":"US6809971 B2[P].","author":"Terzioglu E","year":"2004","unstructured":"Terzioglu E, Afghahi M C. Diffusion replica delay circuit method: US, US6809971 B2[P]. 2004."},{"key":"e_1_3_2_1_4_1","article-title":"PLL proportional self-timing generator [J]. Solid-State Circuits","author":"Nakamura K","year":"1994","unstructured":"Nakamura, K, Kuhara. A 220-MHz pipelined 16-Mb BiCMOS SRAM with PLL proportional self-timing generator [J]. Solid-State Circuits, IEEE Journal of, 1994. Conference Name: ACM Woodstock conference","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_5_1","volume-title":"ISSCC. IEEE","author":"Dimarco D","year":"2002","unstructured":"Dimarco D, Balmer M, Freeman C, A 200 MHz 256 kB second level cache with 1.6 GB\/s data bandwidth[C]\/\/ 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC. IEEE, 2002."},{"key":"e_1_3_2_1_6_1","volume-title":"ISSCC. IEEE","author":"Pilo H","year":"1996","unstructured":"Pilo H, Lamphier S, Towler F, A 300 MHz, 3.3 V 1 Mb SRAM fabricated in a 0.5 \/spl mu\/m CMOS process[C]\/\/ 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC. IEEE, 1996."},{"key":"e_1_3_2_1_7_1","volume-title":"Ultra high speed 802.11n LDPC decoder with seven-stage pipeline in 28 nm CMOS[C]\/\/ 2022 IEEE 95th Vehicular Technology Conference: (VTC2022-Spring)","author":"Lopacinski L","year":"2022","unstructured":"Lopacinski L, Hasani A, Panic G, Ultra high speed 802.11n LDPC decoder with seven-stage pipeline in 28 nm CMOS[C]\/\/ 2022 IEEE 95th Vehicular Technology Conference: (VTC2022-Spring). 2022."},{"key":"e_1_3_2_1_8_1","volume-title":"Hardware implementation aspects of polar decoders and ultra high-speed LDPC decoders","author":"Stimming B","year":"2016","unstructured":"Stimming B, Konstantinos A. Hardware implementation aspects of polar decoders and ultra high-speed LDPC decoders. 2016."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.2511"},{"key":"e_1_3_2_1_10_1","volume-title":"An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology[J]","author":"Chatziantoniou P","year":"2022","unstructured":"Chatziantoniou P, Tsigkanos A, Theodoropoulos D, An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology[J]. 2022."}],"event":{"name":"EITCE 2022: 2022 6th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2022","location":"Xiamen China"},"container-title":["Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3573428.3573497","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3573428.3573497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:38Z","timestamp":1750178258000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3573428.3573497"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,21]]},"references-count":10,"alternative-id":["10.1145\/3573428.3573497","10.1145\/3573428"],"URL":"https:\/\/doi.org\/10.1145\/3573428.3573497","relation":{},"subject":[],"published":{"date-parts":[[2022,10,21]]},"assertion":[{"value":"2023-03-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}