{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:02Z","timestamp":1772725622853,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":74,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T00:00:00Z","timestamp":1674777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc\/4.0\/"}],"funder":[{"name":"National Research Foundation, Singapore (NRF)","award":["NRF2018NCR-NCR002"],"award-info":[{"award-number":["NRF2018NCR-NCR002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,27]]},"DOI":"10.1145\/3575693.3575719","type":"proceedings-article","created":{"date-parts":[[2023,1,30]],"date-time":"2023-01-30T22:56:55Z","timestamp":1675119415000},"page":"16-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["AfterImage: Leaking Control Flow Data and Tracking Load Operations via the Hardware Prefetcher"],"prefix":"10.1145","author":[{"given":"Yun","family":"Chen","sequence":"first","affiliation":[{"name":"National University of Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingfeng","family":"Pei","sequence":"additional","affiliation":[{"name":"National University of Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[{"name":"National University of Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"e_1_3_2_1_2_1","volume-title":"Tech. Rep. UCB\/EECS-2016-17 4 ( 2016 ).","author":"Asanovic Krste","year":"2016","unstructured":"Krste Asanovic , Rimas Avizienis , Jonathan Bachrach , Scott Beamer , David Biancolin , Christopher Celio , Henry Cook , Daniel Dabbelt , John Hauser , Adam Izraelevitz , 2016 . The rocket chip generator. EECS Department, University of California , Berkeley, Tech. Rep. UCB\/EECS-2016-17 4 ( 2016 ). Krste Asanovic, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Daniel Dabbelt, John Hauser, Adam Izraelevitz, et al. 2016. The rocket chip generator. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17 4 ( 2016 )."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_4_1","unstructured":"Battery properties management 2021. Battery properties management in Linux kernel. https:\/\/git.kernel.org\/pub\/scm\/bluetooth\/bluetooth-next.git\/tree\/drivers\/ hid\/hid-input. c#n383.  \t\t\t\t  Battery properties management 2021. Battery properties management in Linux kernel. https:\/\/git.kernel.org\/pub\/scm\/bluetooth\/bluetooth-next.git\/tree\/drivers\/ hid\/hid-input. c#n383."},{"key":"e_1_3_2_1_5_1","volume-title":"SpecROP: Speculative Exploitation of ROP Chains. In Symposium on Research in Attacks, Intrusions and Defenses (RAID). 1-16","author":"Bhattacharyya Atri","year":"2020","unstructured":"Atri Bhattacharyya , Andr\u00e9s S\u00e1nchez , Esmaeil M Koruyeh , Nael Abu-Ghazaleh , Chengyu Song , and Mathias Payer . 2020 . SpecROP: Speculative Exploitation of ROP Chains. In Symposium on Research in Attacks, Intrusions and Defenses (RAID). 1-16 . Atri Bhattacharyya, Andr\u00e9s S\u00e1nchez, Esmaeil M Koruyeh, Nael Abu-Ghazaleh, Chengyu Song, and Mathias Payer. 2020. SpecROP: Speculative Exploitation of ROP Chains. In Symposium on Research in Attacks, Intrusions and Defenses (RAID). 1-16."},{"key":"e_1_3_2_1_6_1","unstructured":"Bluetooth connection activity management 2021. Bluetooth connection activity management in Linux kernel. https:\/\/git.kernel.org\/pub\/scm\/bluetooth\/ bluetooth-next.git\/tree\/drivers\/hid\/hid-input. c#n247.  \t\t\t\t  Bluetooth connection activity management 2021. Bluetooth connection activity management in Linux kernel. https:\/\/git.kernel.org\/pub\/scm\/bluetooth\/ bluetooth-next.git\/tree\/drivers\/hid\/hid-input. c#n247."},{"key":"e_1_3_2_1_7_1","unstructured":"ChampSim 2020. ChampSim. https:\/\/github.com\/ChampSim\/ChampSim.  \t\t\t\t  ChampSim 2020. ChampSim. https:\/\/github.com\/ChampSim\/ChampSim."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1958746.1958800"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.7218907"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.4316\/AECE.2009.03018"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741033"},{"key":"e_1_3_2_1_13_1","volume-title":"3rd Data Prefetching Championship (DPC). https:\/\/dpc3.compas.cs.stonybrook.edu","author":"Data Prefetching","unstructured":"Data Prefetching Championship 2019. 3rd Data Prefetching Championship (DPC). https:\/\/dpc3.compas.cs.stonybrook.edu . Data Prefetching Championship 2019. 3rd Data Prefetching Championship (DPC). https:\/\/dpc3.compas.cs.stonybrook.edu."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00013"},{"key":"e_1_3_2_1_15_1","volume-title":"USENIX Security Symposium (USENIX Security). 51-67","author":"Disselkoen Craig","year":"2017","unstructured":"Craig Disselkoen , David Kohlbrenner , Leo Porter , and Dean Tullsen . 2017 . Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX . In USENIX Security Symposium (USENIX Security). 51-67 . Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean Tullsen. 2017. Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In USENIX Security Symposium (USENIX Security). 51-67."},{"key":"e_1_3_2_1_16_1","volume-title":"White paper inside Intel\u00ae Core\u2122 Microarchitecture and Smart Memory Access","author":"Doweck Jack","year":"2006","unstructured":"Jack Doweck . 2006. White paper inside Intel\u00ae Core\u2122 Microarchitecture and Smart Memory Access . Intel Corporation ( 2006 ), 72-87. Jack Doweck. 2006. White paper inside Intel\u00ae Core\u2122 Microarchitecture and Smart Memory Access. Intel Corporation ( 2006 ), 72-87."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/364520.364540"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162"},{"key":"e_1_3_2_1_19_1","volume-title":"USENIX Security Symposium (USENIX Security). 955-972","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giu rida. 2018 . Translation leak-aside bu er: Defeating cache side-channel protections with TLB attacks . In USENIX Security Symposium (USENIX Security). 955-972 . Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giu rida. 2018. Translation leak-aside bu er: Defeating cache side-channel protections with TLB attacks. In USENIX Security Symposium (USENIX Security). 955-972."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.14722\/NDSS.2017.23271"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978356"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"#cr-split#-e_1_3_2_1_24_1.1","unstructured":"John L Hennessy and David A Patterson. 2011. Computer architecture: a quantitative approach. https:\/\/doi.org\/10.5555\/3207796 10.5555\/3207796"},{"key":"#cr-split#-e_1_3_2_1_24_1.2","unstructured":"John L Hennessy and David A Patterson. 2011. Computer architecture: a quantitative approach. https:\/\/doi.org\/10.5555\/3207796"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1991.130768"},{"key":"e_1_3_2_1_26_1","unstructured":"Intel. 2018. Inconsistency in TLB miss counters. https:\/\/software.intel.com\/enus\/forums\/software-tuning-performance-optimization-platform-monitoring\/ topic\/593830.  \t\t\t\t  Intel. 2018. Inconsistency in TLB miss counters. https:\/\/software.intel.com\/enus\/forums\/software-tuning-performance-optimization-platform-monitoring\/ topic\/593830."},{"key":"e_1_3_2_1_27_1","unstructured":"Intel. 2019. Guidelines for Mitigating Timing Side Channels Against Cryptographic Implementations. https:\/\/software.intel.com\/content\/www\/us\/en\/ develop\/articles\/software-security-guidance\/secure-coding\/mitigate-timingside-channel-crypto-implementation.html.  \t\t\t\t  Intel. 2019. Guidelines for Mitigating Timing Side Channels Against Cryptographic Implementations. https:\/\/software.intel.com\/content\/www\/us\/en\/ develop\/articles\/software-security-guidance\/secure-coding\/mitigate-timingside-channel-crypto-implementation.html."},{"key":"e_1_3_2_1_28_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual","year":"2019","unstructured":"Intel. 2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual . Intel Corporation ( 2019 ). Intel. 2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation ( 2019 )."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.56"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237010"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00033"},{"key":"e_1_3_2_1_33_1","volume-title":"Ladder RSA","year":"2019","unstructured":"Ladder RSA 2019 . Montgomery-Ladder RSA. https:\/\/github.com\/merinjo\/RSAMontgomery-Ladder-Implementation. Ladder RSA 2019. Montgomery-Ladder RSA. https:\/\/github.com\/merinjo\/RSAMontgomery-Ladder-Implementation."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2976069"},{"key":"e_1_3_2_1_35_1","unstructured":"Linux kernel 2022. Linux kernel API. https:\/\/www.kernel.org\/doc\/htmldocs\/ kernel-api\/API---copy-from-user.html.  \t\t\t\t  Linux kernel 2022. Linux kernel API. https:\/\/www.kernel.org\/doc\/htmldocs\/ kernel-api\/API---copy-from-user.html."},{"key":"e_1_3_2_1_36_1","volume-title":"USENIX Security Symposium (USENIX Security). 643-660","author":"Lipp Moritz","year":"2022","unstructured":"Moritz Lipp , Daniel Gruss , and Michael Schwarz . 2022 . AMD Prefetch Attacks through Power and Time . In USENIX Security Symposium (USENIX Security). 643-660 . Moritz Lipp, Daniel Gruss, and Michael Schwarz. 2022. AMD Prefetch Attacks through Power and Time. In USENIX Security Symposium (USENIX Security). 643-660."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357033"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_40_1","volume-title":"DOLMA: Securing Speculation with the Principle of Transient Non-Observability. In USENIX Security Symposium (USENIX Security). 1394-1414","author":"Loughlin Kevin","year":"2021","unstructured":"Kevin Loughlin , Ian Neal , Jiacheng Ma , Elisa Tsai , O r Weisse , Satish Narayanasamy , and Baris Kasikci . 2021 . DOLMA: Securing Speculation with the Principle of Transient Non-Observability. In USENIX Security Symposium (USENIX Security). 1394-1414 . Kevin Loughlin, Ian Neal, Jiacheng Ma, Elisa Tsai, O r Weisse, Satish Narayanasamy, and Baris Kasikci. 2021. DOLMA: Securing Speculation with the Principle of Transient Non-Observability. In USENIX Security Symposium (USENIX Security). 1394-1414."},{"key":"e_1_3_2_1_41_1","unstructured":"Stefan Mangard Elisabeth Oswald and Thomas Popp. 2008. Power analysis attacks: Revealing the secrets of smart cards. https:\/\/doi.org\/0.1007\/978-0-387-38162-6  \t\t\t\t  Stefan Mangard Elisabeth Oswald and Thomas Popp. 2008. Power analysis attacks: Revealing the secrets of smart cards. https:\/\/doi.org\/0.1007\/978-0-387-38162-6"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237011"},{"key":"e_1_3_2_1_43_1","volume-title":"Mbed TLS","year":"2020","unstructured":"Mbed TLS 2020 . Mbed TLS. https:\/\/github.com\/Mbed-TLS\/mbedtls\/tree\/v2.16.7. Mbed TLS 2020. Mbed TLS. https:\/\/github.com\/Mbed-TLS\/mbedtls\/tree\/v2.16.7."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00093"},{"key":"e_1_3_2_1_45_1","volume-title":"National Institute of Standards and Technology","author":"National Institute of Standards and Technology 2013.","year":"2013","unstructured":"National Institute of Standards and Technology 2013. National Institute of Standards and Technology . 2013 . FIPS PUB 186-4 Digital Signature Standard (DSS) . https:\/\/csrc.nist.gov\/publications\/detail\/ ps\/186\/4\/ nal. National Institute of Standards and Technology 2013. National Institute of Standards and Technology. 2013. FIPS PUB 186-4 Digital Signature Standard (DSS). https:\/\/csrc.nist.gov\/publications\/detail\/ ps\/186\/4\/ nal."},{"key":"e_1_3_2_1_46_1","unstructured":"OpenSSL 2018. OpenSSL Cryptography and SSL\/TLS Toolkit. http:\/\/www. openssl.org.  \t\t\t\t  OpenSSL 2018. OpenSSL Cryptography and SSL\/TLS Toolkit. http:\/\/www. openssl.org."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00021"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549330"},{"key":"e_1_3_2_1_50_1","volume-title":"Technical BSD Conference (BSDCan). 1-13","author":"Percival Colin","year":"2005","unstructured":"Colin Percival . 2005 . Cache missing for fun and pro t . In Technical BSD Conference (BSDCan). 1-13 . Colin Percival. 2005. Cache missing for fun and pro t. In Technical BSD Conference (BSDCan). 1-13."},{"key":"e_1_3_2_1_51_1","volume-title":"USENIX Security Symposium (USENIX Security), 663-680","author":"Puddu Ivan","year":"2021","unstructured":"Ivan Puddu , Moritz Schneider , Miro Haller , and Srdjan \u010capkun . 2021 . Frontal attack: leaking control-ow in SGX via the CPU frontend . USENIX Security Symposium (USENIX Security), 663-680 . Ivan Puddu, Moritz Schneider, Miro Haller, and Srdjan \u010capkun. 2021. Frontal attack: leaking control-ow in SGX via the CPU frontend. USENIX Security Symposium (USENIX Security), 663-680."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_53_1","volume-title":"USENIX Security Symposium (USENIX Security). 431-446","author":"Rane Ashay","year":"2015","unstructured":"Ashay Rane , Calvin Lin , and Mohit Tiwari . 2015 . Raccoon: Closing Digital SideChannels through Obfuscated Execution . In USENIX Security Symposium (USENIX Security). 431-446 . Ashay Rane, Calvin Lin, and Mohit Tiwari. 2015. Raccoon: Closing Digital SideChannels through Obfuscated Execution. In USENIX Security Symposium (USENIX Security). 431-446."},{"key":"e_1_3_2_1_54_1","volume-title":"VTune performance analyzer essentials","author":"Reinders James","year":"2005","unstructured":"James Reinders . 2005. VTune performance analyzer essentials . Intel Press ( 2005 ). James Reinders. 2005. VTune performance analyzer essentials. Intel Press ( 2005 )."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00036"},{"key":"e_1_3_2_1_56_1","volume-title":"European Symposium on Security and Privacy Workshops (EuroS&PW). 682-687","author":"Rohan Aditya","year":"2020","unstructured":"Aditya Rohan , Biswabandan Panda , and Prakhar Agarwal . 2020 . Reverse Engineering the Stream Prefetcher for Pro t . In European Symposium on Security and Privacy Workshops (EuroS&PW). 682-687 . Aditya Rohan, Biswabandan Panda, and Prakhar Agarwal. 2020. Reverse Engineering the Stream Prefetcher for Pro t. In European Symposium on Security and Privacy Workshops (EuroS&PW). 682-687."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243736"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_61_1","volume-title":"Symposium on Research in Attacks, Intrusions and Defenses (RAID). 427-442","author":"Song Wei","year":"2019","unstructured":"Wei Song and Peng Liu . 2019 . Dynamically Finding Minimal Eviction Sets Can Be Quicker Than You Think for Side-Channel Attacks against the LLC . In Symposium on Research in Attacks, Intrusions and Defenses (RAID). 427-442 . Wei Song and Peng Liu. 2019. Dynamically Finding Minimal Eviction Sets Can Be Quicker Than You Think for Side-Channel Attacks against the LLC. In Symposium on Research in Attacks, Intrusions and Defenses (RAID). 427-442."},{"key":"e_1_3_2_1_62_1","volume-title":"SPEC2006 2006. SPEC CPU2006. https:\/\/www.spec.org\/cpu2006\/.","unstructured":"SPEC2006 2006. SPEC CPU2006. https:\/\/www.spec.org\/cpu2006\/. SPEC2006 2006. SPEC CPU2006. https:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_63_1","volume-title":"SPEC2017 2017. SPEC CPU2017. https:\/\/www.spec.org\/cpu2017\/.","unstructured":"SPEC2017 2017. SPEC CPU2017. https:\/\/www.spec.org\/cpu2017\/. SPEC2017 2017. SPEC CPU2017. https:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_2_1_64_1","unstructured":"System Call Frequency 2013. SystemTap Beginners Guide: Tracking Most Frequently Used System Calls. https:\/\/access.redhat.com\/documentation\/enus\/red_hat_enterprise_linux\/6\/html\/systemtap_beginners_guide\/topsyssect.  \t\t\t\t  System Call Frequency 2013. SystemTap Beginners Guide: Tracking Most Frequently Used System Calls. https:\/\/access.redhat.com\/documentation\/enus\/red_hat_enterprise_linux\/6\/html\/systemtap_beginners_guide\/topsyssect."},{"key":"e_1_3_2_1_65_1","volume-title":"Timing-constant RSA","year":"2021","unstructured":"Timing-constant RSA 2021 . Timing-constant RSA. https:\/\/github.com\/ ARMmbed\/mbedtls\/blob\/3b9bea0757814c346d0848e9058afa1b499fcc19\/library\/ bignum.c#L1528. Timing-constant RSA 2021. Timing-constant RSA. https:\/\/github.com\/ ARMmbed\/mbedtls\/blob\/3b9bea0757814c346d0848e9058afa1b499fcc19\/library\/ bignum.c#L1528."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00064"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/sp46214.2022.9833570"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317877"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134038"},{"key":"e_1_3_2_1_71_1","volume-title":"USENIX Security Symposium (USENIX Security). 719-732","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack . In USENIX Security Symposium (USENIX Security). 719-732 . https:\/\/doi.org\/10.5555\/2671225.2671271 10.5555\/2671225.2671271 Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In USENIX Security Symposium (USENIX Security). 719-732. https:\/\/doi.org\/10.5555\/2671225.2671271"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23061"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","location":"Vancouver BC Canada","acronym":"ASPLOS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575693.3575719","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3575693.3575719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:20Z","timestamp":1750182680000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575693.3575719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,27]]},"references-count":74,"alternative-id":["10.1145\/3575693.3575719","10.1145\/3575693"],"URL":"https:\/\/doi.org\/10.1145\/3575693.3575719","relation":{},"subject":[],"published":{"date-parts":[[2023,1,27]]},"assertion":[{"value":"2023-01-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}