{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:36Z","timestamp":1750220016167,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T00:00:00Z","timestamp":1686096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,7]]},"DOI":"10.1145\/3575757.3575758","type":"proceedings-article","created":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T10:07:46Z","timestamp":1684836466000},"page":"87-98","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["IPDeN 2.0: Real-time NoC with selective flit deflection and buffering"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4089-7794","authenticated-orcid":false,"given":"Yilian","family":"Ribot Gonz\u00e1lez","sequence":"first","affiliation":[{"name":"CISTER Research Centre, ISEP, Polytechnic Institute of Porto, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4141-6718","authenticated-orcid":false,"given":"Geoffrey","family":"Nelissen","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, the Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8979-3876","authenticated-orcid":false,"given":"Eduardo","family":"Tovar","sequence":"additional","affiliation":[{"name":"CISTER Research Centre, ISEP, Polytechnic Institute of Porto, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2023,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE 13th Int. Symp. on Emb. Multi\/Many-core SoC. 149\u2013156","author":"Alonso Miguel\u00a0Gorgues","year":"2019","unstructured":"Miguel\u00a0Gorgues Alonso , Jos\u00e9 Flich , Meriem Turki , and Davide Bertozzi . 2019 . A low-latency and flexible TDM NoC for strong isolation in security-critical systems . In IEEE 13th Int. Symp. on Emb. Multi\/Many-core SoC. 149\u2013156 . Miguel\u00a0Gorgues Alonso, Jos\u00e9 Flich, Meriem Turki, and Davide Bertozzi. 2019. A low-latency and flexible TDM NoC for strong isolation in security-critical systems. In IEEE 13th Int. Symp. on Emb. Multi\/Many-core SoC. 149\u2013156."},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE 13th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC). 149\u2013156","author":"Alonso Miguel\u00a0Gorgues","year":"2019","unstructured":"Miguel\u00a0Gorgues Alonso , Jos\u00e9 Flich , Meriem Turki , and Davide Bertozzi . 2019 . A Low-Latency and Flexible TDM NoC for Strong Isolation in Security-Critical Systems . In IEEE 13th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC). 149\u2013156 . Miguel\u00a0Gorgues Alonso, Jos\u00e9 Flich, Meriem Turki, and Davide Bertozzi. 2019. A Low-Latency and Flexible TDM NoC for Strong Isolation in Security-Critical Systems. In IEEE 13th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC). 149\u2013156."},{"volume-title":"Autom. and Test in Europe Conf. and Exhibition. 418\u2013419","author":"Benini L.","key":"e_1_3_2_1_3_1","unstructured":"L. Benini and G. De Micheli . 2002. Networks on chip: a new paradigm for systems on chip design. In Design , Autom. and Test in Europe Conf. and Exhibition. 418\u2013419 . L. Benini and G. De Micheli. 2002. Networks on chip: a new paradigm for systems on chip design. In Design, Autom. and Test in Europe Conf. and Exhibition. 418\u2013419."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050067"},{"key":"e_1_3_2_1_5_1","volume-title":"2014 IEEE Real-Time Systems Symposium. IEEE, 184\u2013195","author":"Burns Alan","year":"2014","unstructured":"Alan Burns , James Harbin , and Leandro\u00a0Soares Indrusiak . 2014 . A wormhole noc protocol for mixed criticality systems . In 2014 IEEE Real-Time Systems Symposium. IEEE, 184\u2013195 . Alan Burns, James Harbin, and Leandro\u00a0Soares Indrusiak. 2014. A wormhole noc protocol for mixed criticality systems. In 2014 IEEE Real-Time Systems Symposium. IEEE, 184\u2013195."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325115"},{"key":"e_1_3_2_1_7_1","volume-title":"Automation & Test in Europe Conference & Exhibition. IEEE.","author":"De\u00a0Dinechin Beno\u00eet\u00a0Dupont","year":"2014","unstructured":"Beno\u00eet\u00a0Dupont De\u00a0Dinechin , Duco Van\u00a0Amstel , Marc Poulhi\u00e8s , and Guillaume Lager . 2014 . Time-critical computing on a single-chip massively parallel processor. In Design , Automation & Test in Europe Conference & Exhibition. IEEE. Beno\u00eet\u00a0Dupont De\u00a0Dinechin, Duco Van\u00a0Amstel, Marc Poulhi\u00e8s, and Guillaume Lager. 2014. Time-critical computing on a single-chip massively parallel processor. In Design, Automation & Test in Europe Conference & Exhibition. IEEE."},{"key":"e_1_3_2_1_9_1","volume-title":"ACM\/SIGDA Int. Symp. on Field-Programmable Gate Arrays. 222\u2013231","author":"Garg Tushar","year":"2019","unstructured":"Tushar Garg , Saud Wasly , Rodolfo Pellizzoni , and Nachiket Kapre . 2019 . HopliteBuf: FPGA NoCs with provably stall-free FIFOs . In ACM\/SIGDA Int. Symp. on Field-Programmable Gate Arrays. 222\u2013231 . Tushar Garg, Saud Wasly, Rodolfo Pellizzoni, and Nachiket Kapre. 2019. HopliteBuf: FPGA NoCs with provably stall-free FIFOs. In ACM\/SIGDA Int. Symp. on Field-Programmable Gate Arrays. 222\u2013231."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_11_1","volume-title":"17th Int. Conf. on VLSI Design.","author":"Henkel J\u00f6rg","year":"2004","unstructured":"J\u00f6rg Henkel , Wayne Wolf , and Srimat Chakradhar . 2004 . On-chip networks: A scalable, communication-centric embedded system design paradigm . In 17th Int. Conf. on VLSI Design. J\u00f6rg Henkel, Wayne Wolf, and Srimat Chakradhar. 2004. On-chip networks: A scalable, communication-centric embedded system design paradigm. In 17th Int. Conf. on VLSI Design."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.12"},{"key":"e_1_3_2_1_14_1","volume-title":"25th Int. Conf. on Field Programmable Logic and Applications (FPL). 1\u20138.","author":"Kapre Nachiket","year":"2015","unstructured":"Nachiket Kapre and Jan Gray . 2015 . Hoplite: Building austere overlay nocs for fpgas . In 25th Int. Conf. on Field Programmable Logic and Applications (FPL). 1\u20138. Nachiket Kapre and Jan Gray. 2015. Hoplite: Building austere overlay nocs for fpgas. In 25th Int. Conf. on Field Programmable Logic and Applications (FPL). 1\u20138."},{"volume-title":"A survey of efficient on-chip communications for soc","author":"Kavaldjiev Nikolay\u00a0Krasimirov","key":"e_1_3_2_1_15_1","unstructured":"Nikolay\u00a0Krasimirov Kavaldjiev and Gerardus Johannes\u00a0Maria Smit . 2003. A survey of efficient on-chip communications for soc . Centre for Telematics and Information Technology , University of Twente. Nikolay\u00a0Krasimirov Kavaldjiev and Gerardus Johannes\u00a0Maria Smit. 2003. A survey of efficient on-chip communications for soc. Centre for Telematics and Information Technology, University of Twente."},{"key":"e_1_3_2_1_16_1","volume-title":"2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 1\u20138.","author":"Liu Meng","year":"2016","unstructured":"Meng Liu , Matthias Becker , Moris Behnam , and Thomas Nolte . 2016 . Tighter time analysis for real-time traffic in on-chip networks with shared priorities . In 2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 1\u20138. Meng Liu, Matthias Becker, Moris Behnam, and Thomas Nolte. 2016. Tighter time analysis for real-time traffic in on-chip networks with shared priorities. In 2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 1\u20138."},{"key":"e_1_3_2_1_17_1","volume-title":"ProNoC: A Low Latency Network-on-Chip based Many-Core System-on-Chip Prototyping Platform. Microprocessors and Microsystems 54 (09","author":"Monemi Alireza","year":"2017","unstructured":"Alireza Monemi , Jia Tang , Maurizio Palesi , and Muhammad\u00a0Nadzir Marsono . 2017. ProNoC: A Low Latency Network-on-Chip based Many-Core System-on-Chip Prototyping Platform. Microprocessors and Microsystems 54 (09 2017 ). Alireza Monemi, Jia Tang, Maurizio Palesi, and Muhammad\u00a0Nadzir Marsono. 2017. ProNoC: A Low Latency Network-on-Chip based Many-Core System-on-Chip Prototyping Platform. Microprocessors and Microsystems 54 (09 2017)."},{"key":"e_1_3_2_1_18_1","volume-title":"31st Euromicro Conf. on Real-Time Systems (ECRTS","author":"Nikolic Borislav","year":"2019","unstructured":"Borislav Nikolic , Robin Hofmann , and Rolf Ernst . 2019 . Slot-based transmission protocol for real-time NoCs-SBT-NoC . In 31st Euromicro Conf. on Real-Time Systems (ECRTS 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik. Borislav Nikolic, Robin Hofmann, and Rolf Ernst. 2019. Slot-based transmission protocol for real-time NoCs-SBT-NoC. In 31st Euromicro Conf. on Real-Time Systems (ECRTS 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656056"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9312-0"},{"volume-title":"CONNECT: Re-Examining Conventional Wisdom for Designing Nocs in the Context of FPGAs. In ACM\/SIGDA Int. Symp. on FPGAs. 37\u201346","author":"K.","key":"e_1_3_2_1_21_1","unstructured":"Michael\u00a0 K. Papamichael and James\u00a0C. Hoe. 2012 . CONNECT: Re-Examining Conventional Wisdom for Designing Nocs in the Context of FPGAs. In ACM\/SIGDA Int. Symp. on FPGAs. 37\u201346 . Michael\u00a0K. Papamichael and James\u00a0C. Hoe. 2012. CONNECT: Re-Examining Conventional Wisdom for Designing Nocs in the Context of FPGAs. In ACM\/SIGDA Int. Symp. on FPGAs. 37\u201346."},{"volume-title":"Time-Triggered Communication","author":"Paulitsch M","key":"e_1_3_2_1_22_1","unstructured":"M Paulitsch , E Schmidt , C Scherrer , and H Kantz . 2018. Industrial applications . In Time-Triggered Communication . CRC Press , 331\u2013388. M Paulitsch, E Schmidt, C Scherrer, and H Kantz. 2018. Industrial applications. In Time-Triggered Communication. CRC Press, 331\u2013388."},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Picornell Tom\u00e1s","year":"2019","unstructured":"Tom\u00e1s Picornell , Jos\u00e9 Flich , Carles Hern\u00e1ndez , and Jos\u00e9 Duato . 2019 . DCFNoC: A delayed conflict-free time division multiplexing network on chip . In Proceedings of the 56th Annual Design Automation Conference 2019. 1\u20136. Tom\u00e1s Picornell, Jos\u00e9 Flich, Carles Hern\u00e1ndez, and Jos\u00e9 Duato. 2019. DCFNoC: A delayed conflict-free time division multiplexing network on chip. In Proceedings of the 56th Annual Design Automation Conference 2019. 1\u20136."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012748"},{"key":"e_1_3_2_1_25_1","volume-title":"33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)(Leibniz International Proceedings in Informatics (LIPIcs), Vol.\u00a0196)","author":"Ribot\u00a0Gonz\u00e1lez Yilian","year":"2021","unstructured":"Yilian Ribot\u00a0Gonz\u00e1lez , Geoffrey Nelissen , and Eduardo Tovar . 2021 . nDimNoC: Real-Time D-dimensional NoC . In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)(Leibniz International Proceedings in Informatics (LIPIcs), Vol.\u00a0196) , Bj\u00f6rn\u00a0B. Brandenburg (Ed.). Schloss Dagstuhl \u2013 Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, 5:1\u20135:22. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS. 2021.5 10.4230\/LIPIcs.ECRTS.2021.5 Yilian Ribot\u00a0Gonz\u00e1lez, Geoffrey Nelissen, and Eduardo Tovar. 2021. nDimNoC: Real-Time D-dimensional NoC. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)(Leibniz International Proceedings in Informatics (LIPIcs), Vol.\u00a0196), Bj\u00f6rn\u00a0B. Brandenburg (Ed.). Schloss Dagstuhl \u2013 Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, 5:1\u20135:22. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.5"},{"key":"e_1_3_2_1_26_1","volume-title":"2022 IEEE 28th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA).","author":"Ribot\u00a0Gonz\u00e1lez Yilian","year":"2022","unstructured":"Yilian Ribot\u00a0Gonz\u00e1lez , Geoffrey Nelissen , and Eduardo Tovar . 2022 . IPDeN: Real-Time deflection-based NoC with in-order flits delivery . In 2022 IEEE 28th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). Yilian Ribot\u00a0Gonz\u00e1lez, Geoffrey Nelissen, and Eduardo Tovar. 2022. IPDeN: Real-Time deflection-based NoC with in-order flits delivery. In 2022 IEEE 28th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/LES.2019.2905019","article-title":"OpenNoC: An Open-Source NoC Infrastructure for FPGA-Based Hardware Acceleration","volume":"11","author":"Sai Reddy K.","year":"2019","unstructured":"K. Sai Reddy and K. Vipin . 2019 . OpenNoC: An Open-Source NoC Infrastructure for FPGA-Based Hardware Acceleration . IEEE Embedded Systems Letters 11 , 4 (Dec 2019), 123\u2013126. https:\/\/doi.org\/10.1109\/LES.2019.2905019 10.1109\/LES.2019.2905019 K. Sai Reddy and K. Vipin. 2019. OpenNoC: An Open-Source NoC Infrastructure for FPGA-Based Hardware Acceleration. IEEE Embedded Systems Letters 11, 4 (Dec 2019), 123\u2013126. https:\/\/doi.org\/10.1109\/LES.2019.2905019","journal-title":"IEEE Embedded Systems Letters"},{"key":"e_1_3_2_1_28_1","volume-title":"Modified CONNECT: New Bufferless Router for NoC-Based FPGAs. In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS). 424\u2013427","author":"Shaheen M.","year":"2018","unstructured":"M. Shaheen , H. Fahmy , and H. Mostafa . 2018 . Modified CONNECT: New Bufferless Router for NoC-Based FPGAs. In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS). 424\u2013427 . https:\/\/doi.org\/10.1109\/MWSCAS. 2018 .8624076 10.1109\/MWSCAS.2018.8624076 M. Shaheen, H. Fahmy, and H. Mostafa. 2018. Modified CONNECT: New Bufferless Router for NoC-Based FPGAs. In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS). 424\u2013427. https:\/\/doi.org\/10.1109\/MWSCAS.2018.8624076"},{"key":"e_1_3_2_1_29_1","first-page":"583","article-title":"dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up","volume":"63","author":"Stefan Radu\u00a0Andrei","year":"2012","unstructured":"Radu\u00a0Andrei Stefan , Anca Molnos , and Kees Goossens . 2012 . dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up . IEEE Trans. on Computers 63 , 3 (2012), 583 \u2013 594 . Radu\u00a0Andrei Stefan, Anca Molnos, and Kees Goossens. 2012. dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up. IEEE Trans. on Computers 63, 3 (2012), 583\u2013594.","journal-title":"IEEE Trans. on Computers"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-014-9214-8"},{"key":"e_1_3_2_1_31_1","volume-title":"IEEE 18th Int. Symp. on Real-Time Dist. Comp. IEEE, 119\u2013126","author":"TamasSelicean Domitian","year":"2015","unstructured":"Domitian TamasSelicean , Paul Pop , and Wilfried Steiner . 2015 . Timing analysis of rate constrained traffic for the TTEthernet communication protocol . In IEEE 18th Int. Symp. on Real-Time Dist. Comp. IEEE, 119\u2013126 . Domitian TamasSelicean, Paul Pop, and Wilfried Steiner. 2015. Timing analysis of rate constrained traffic for the TTEthernet communication protocol. In IEEE 18th Int. Symp. on Real-Time Dist. Comp. IEEE, 119\u2013126."},{"volume-title":"IEEE 19th Int. Conf. on Emb. and Real-Time Computing Systems and Applications.","author":"Tobuschat S.","key":"e_1_3_2_1_32_1","unstructured":"S. Tobuschat , P. Axer , R. Ernst , and J. Diemer . 2013. IDAMC: A NoC for mixed criticality systems . In IEEE 19th Int. Conf. on Emb. and Real-Time Computing Systems and Applications. S. Tobuschat, P. Axer, R. Ernst, and J. Diemer. 2013. IDAMC: A NoC for mixed criticality systems. In IEEE 19th Int. Conf. on Emb. and Real-Time Computing Systems and Applications."},{"key":"e_1_3_2_1_33_1","volume-title":"2017 Int. Conf. on Field Prog. Tech.64\u201371","author":"Wasly Saud","year":"2017","unstructured":"Saud Wasly , Rodolfo Pellizzoni , and Nachiket Kapre . 2017 . HopliteRT: An efficient FPGA NoC for real-time applications . In 2017 Int. Conf. on Field Prog. Tech.64\u201371 . Saud Wasly, Rodolfo Pellizzoni, and Nachiket Kapre. 2017. HopliteRT: An efficient FPGA NoC for real-time applications. In 2017 Int. Conf. on Field Prog. Tech.64\u201371."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-016-9265-0"}],"event":{"name":"RTNS 2023: The 31st International Conference on Real-Time Networks and Systems","acronym":"RTNS 2023","location":"Dortmund Germany"},"container-title":["The 31st International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3575758","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:20Z","timestamp":1750182680000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3575758"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,7]]},"references-count":33,"alternative-id":["10.1145\/3575757.3575758","10.1145\/3575757"],"URL":"https:\/\/doi.org\/10.1145\/3575757.3575758","relation":{},"subject":[],"published":{"date-parts":[[2023,6,7]]},"assertion":[{"value":"2023-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}