{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T18:05:46Z","timestamp":1764785146643,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T00:00:00Z","timestamp":1686096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"German Federal Ministry of Education and Research","award":["Alexander von Humboldt Professorship"],"award-info":[{"award-number":["Alexander von Humboldt Professorship"]}]},{"name":"Funda\u00e7\u00e3o de Desenvolvimento da Pesquisa - Fundep Rota 2030\/Linha V","award":["27192.02.01\/2020.09-00"],"award-info":[{"award-number":["27192.02.01\/2020.09-00"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,7]]},"DOI":"10.1145\/3575757.3593651","type":"proceedings-article","created":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T10:07:46Z","timestamp":1684836466000},"page":"200-211","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Minimizing Cache Usage for Real-time Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9764-6259","authenticated-orcid":false,"given":"Binqi","family":"Sun","sequence":"first","affiliation":[{"name":"Chair of Cyber-Physical Systems in Production Engineering, Technical University of Munich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0822-4976","authenticated-orcid":false,"given":"Tomasz","family":"Kloda","sequence":"additional","affiliation":[{"name":"LAAS-CNRS, France and INSA, Universit\u00e9 de Toulouse, France"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0955-1173","authenticated-orcid":false,"given":"Sergio","family":"Arribas Garcia","sequence":"additional","affiliation":[{"name":"Software\/Hardware Integration Lab, Federal University of Santa Catarina, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9747-2386","authenticated-orcid":false,"given":"Giovani","family":"Gracioli","sequence":"additional","affiliation":[{"name":"Software\/Hardware Integration Lab, Federal University of Santa Catarina, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2328-044X","authenticated-orcid":false,"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[{"name":"Chair of Cyber-Physical Systems in Production Engineering, Technical University of Munich, Germany"}]}],"member":"320","published-online":{"date-parts":[[2023,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Euromicro Conference on Real-Time Systems (ECRTS). 109\u2013118","author":"Altmeyer Sebastian","year":"2009","unstructured":"Sebastian Altmeyer and Claire Burgui\u00e8re . 2009 . A New Notion of Useful Cache Block to Improve the Bounds of Cache-Related Preemption Delay . In Euromicro Conference on Real-Time Systems (ECRTS). 109\u2013118 . Sebastian Altmeyer and Claire Burgui\u00e8re. 2009. A New Notion of Useful Cache Block to Improve the Bounds of Cache-Related Preemption Delay. In Euromicro Conference on Real-Time Systems (ECRTS). 109\u2013118."},{"key":"e_1_3_2_1_2_1","volume-title":"Cache Related Pre-emption Delay Aware Response Time Analysis for Fixed Priority Pre-emptive Systems. In IEEE Real-Time Systems Symposium (RTSS). 261\u2013271","author":"Altmeyer Sebastian","year":"2011","unstructured":"Sebastian Altmeyer , Robert\u00a0 I. Davis , and Claire Maiza . 2011 . Cache Related Pre-emption Delay Aware Response Time Analysis for Fixed Priority Pre-emptive Systems. In IEEE Real-Time Systems Symposium (RTSS). 261\u2013271 . Sebastian Altmeyer, Robert\u00a0I. Davis, and Claire Maiza. 2011. Cache Related Pre-emption Delay Aware Response Time Analysis for Fixed Priority Pre-emptive Systems. In IEEE Real-Time Systems Symposium (RTSS). 261\u2013271."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9152-2"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9246-8"},{"volume-title":"Proceedings of 8th IEEE Workshop on Real-Time Operating Systems and Software.","author":"Audsley N.C.","key":"e_1_3_2_1_5_1","unstructured":"N.C. Audsley , A. Burns , M.F. Richardson , and A.J. Wellings . 1991. Hard Real-Time Scheduling: The Deadline Monotonic Approach . In Proceedings of 8th IEEE Workshop on Real-Time Operating Systems and Software. N.C. Audsley, A. Burns, M.F. Richardson, and A.J. Wellings. 1991. Hard Real-Time Scheduling: The Deadline Monotonic Approach. In Proceedings of 8th IEEE Workshop on Real-Time Operating Systems and Software."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of OSPERT, Vol.\u00a010","author":"Bastoni Andrea","year":"2010","unstructured":"Andrea Bastoni , Bj\u00f6rn Brandenburg , and James Anderson . 2010 . Cache-related preemption and migration delays: Empirical approximation and impact on schedulability . In Proceedings of OSPERT, Vol.\u00a010 . 33\u201344. Andrea Bastoni, Bj\u00f6rn Brandenburg, and James Anderson. 2010. Cache-related preemption and migration delays: Empirical approximation and impact on schedulability. In Proceedings of OSPERT, Vol.\u00a010. 33\u201344."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques(PACT). 72\u201381","author":"Bienia Christian","year":"2008","unstructured":"Christian Bienia , Sanjeev Kumar , Jaswinder\u00a0Pal Singh , and Kai Li . 2008 . The PARSEC Benchmark Suite: Characterization and Architectural Implications . In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques(PACT). 72\u201381 . Christian Bienia, Sanjeev Kumar, Jaswinder\u00a0Pal Singh, and Kai Li. 2008. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques(PACT). 72\u201381."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"e_1_3_2_1_10_1","volume-title":"International workshop on Real-Time Networks.","author":"Bril Reinder J.","year":"2006","unstructured":"Reinder J. Bril , Johan J. Lukkien , Rob I. Davis , and Alan Burns . 2006 . Message response time analysis for ideal controller area network (CAN) refuted . In International workshop on Real-Time Networks. Reinder J. Bril, Johan J. Lukkien, Rob I. Davis, and Alan Burns. 2006. Message response time analysis for ideal controller area network (CAN) refuted. In International workshop on Real-Time Networks."},{"key":"e_1_3_2_1_11_1","volume-title":"Euromicro Conference on Real-Time Systems (ECRTS). 90\u2013101","author":"Br\u00fcggen Georg","year":"2015","unstructured":"Georg Br\u00fcggen , Jian-Jia Chen , and Wen-Hung Huang . 2015 . Schedulability and optimization analysis for non-preemptive static priority scheduling based on task utilization and blocking factors . In Euromicro Conference on Real-Time Systems (ECRTS). 90\u2013101 . Georg Br\u00fcggen, Jian-Jia Chen, and Wen-Hung Huang. 2015. Schedulability and optimization analysis for non-preemptive static priority scheduling based on task utilization and blocking factors. In Euromicro Conference on Real-Time Systems (ECRTS). 90\u2013101."},{"volume-title":"Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems. In IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 101\u2013110","author":"Bui D.","key":"e_1_3_2_1_12_1","unstructured":"B.\u00a0 D. Bui , M. Caccamo , L. Sha , and J. Martinez . 2008 . Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems. In IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 101\u2013110 . B.\u00a0D. Bui, M. Caccamo, L. Sha, and J. Martinez. 2008. Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems. In IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 101\u2013110."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2008.2.1.074"},{"volume-title":"Proceedings Real-Time Technology and Applications. 204\u2013212","author":"Busquets-Mataix J.V.","key":"e_1_3_2_1_14_1","unstructured":"J.V. Busquets-Mataix , J.J. Serrano , R. Ors , P. Gil , and A. Wellings . 1996. Adding instruction cache effect to schedulability analysis of preemptive real-time systems . In Proceedings Real-Time Technology and Applications. 204\u2013212 . J.V. Busquets-Mataix, J.J. Serrano, R. Ors, P. Gil, and A. Wellings. 1996. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In Proceedings Real-Time Technology and Applications. 204\u2013212."},{"volume-title":"Proceedings of Euromicro Workshop on Real-Time Systems. 271\u2013276","author":"Busquets-Mataix J.V.","key":"e_1_3_2_1_15_1","unstructured":"J.V. Busquets-Mataix , J.J. Serrano-Martin , R. Ors-Carot , P. Gil , and A. Wellings . 1996. Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems . In Proceedings of Euromicro Workshop on Real-Time Systems. 271\u2013276 . J.V. Busquets-Mataix, J.J. Serrano-Martin, R. Ors-Carot, P. Gil, and A. Wellings. 1996. Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems. In Proceedings of Euromicro Workshop on Real-Time Systems. 271\u2013276."},{"volume-title":"Euromicro Conference on Real-Time Systems (ECRTS). 299\u2013308","author":"M.","key":"e_1_3_2_1_16_1","unstructured":"John\u00a0 M. Calandrino and James\u00a0H. Anderson. 2008. Cache-Aware Real-Time Scheduling on Multicore Platforms: Heuristics and a Case Study . In Euromicro Conference on Real-Time Systems (ECRTS). 299\u2013308 . John\u00a0M. Calandrino and James\u00a0H. Anderson. 2008. Cache-Aware Real-Time Scheduling on Multicore Platforms: Heuristics and a Case Study. In Euromicro Conference on Real-Time Systems (ECRTS). 299\u2013308."},{"key":"e_1_3_2_1_17_1","volume-title":"IEEE Real-Time Systems Symposium (RTSS). 209\u2013219","author":"Cheng Sheng-Wei","year":"2017","unstructured":"Sheng-Wei Cheng , Jian-Jia Chen , Jan Reineke , and Tei-Wei Kuo . 2017 . Memory Bank Partitioning for Fixed-Priority Tasks in a Multi-core System . In IEEE Real-Time Systems Symposium (RTSS). 209\u2013219 . Sheng-Wei Cheng, Jian-Jia Chen, Jan Reineke, and Tei-Wei Kuo. 2017. Memory Bank Partitioning for Fixed-Priority Tasks in a Multi-core System. In IEEE Real-Time Systems Symposium (RTSS). 209\u2013219."},{"key":"e_1_3_2_1_18_1","volume-title":"Period Optimization for Hard Real-time Distributed Automotive Systems. In ACM\/IEEE Design Automation Conference (DAC). 278\u2013283","author":"Davare Abhijit","year":"2007","unstructured":"Abhijit Davare , Qi Zhu , Marco Di\u00a0Natale , Claudio Pinello , Sri Kanajan , and Alberto Sangiovanni-Vincentelli . 2007 . Period Optimization for Hard Real-time Distributed Automotive Systems. In ACM\/IEEE Design Automation Conference (DAC). 278\u2013283 . Abhijit Davare, Qi Zhu, Marco Di\u00a0Natale, Claudio Pinello, Sri Kanajan, and Alberto Sangiovanni-Vincentelli. 2007. Period Optimization for Hard Real-time Distributed Automotive Systems. In ACM\/IEEE Design Automation Conference (DAC). 278\u2013283."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9012-7"},{"key":"e_1_3_2_1_20_1","unstructured":"Guy Durrieu Madeleine Faug\u00e8re Sylvain Girbal Daniel Gracia\u00a0P\u00e9rez Claire Pagetti and Wolfgang Puffitsch. 2014. Predictable Flight Management System Implementation on a Multicore Processor. In Embedded Real Time Software.  Guy Durrieu Madeleine Faug\u00e8re Sylvain Girbal Daniel Gracia\u00a0P\u00e9rez Claire Pagetti and Wolfgang Puffitsch. 2014. Predictable Flight Management System Implementation on a Multicore Processor. In Embedded Real Time Software."},{"key":"e_1_3_2_1_21_1","volume-title":"Mixed Criticality Systems\u2014A History of Misconceptions?IEEE Design & Test 33, 5","author":"Ernst Rolf","year":"2016","unstructured":"Rolf Ernst and Marco Di\u00a0Natale . 2016. Mixed Criticality Systems\u2014A History of Misconceptions?IEEE Design & Test 33, 5 ( 2016 ), 65\u201374. Rolf Ernst and Marco Di\u00a0Natale. 2016. Mixed Criticality Systems\u2014A History of Misconceptions?IEEE Design & Test 33, 5 (2016), 65\u201374."},{"key":"e_1_3_2_1_22_1","volume-title":"Deterministic Memory Abstraction and Supporting Multicore System Architecture. In Euromicro Conference on Real-Time Systems (ECRTS), Vol.\u00a0106","author":"Farshchi Farzad","year":"2018","unstructured":"Farzad Farshchi , Prathap\u00a0Kumar Valsan , Renato Mancuso , and Heechul Yun . 2018 . Deterministic Memory Abstraction and Supporting Multicore System Architecture. In Euromicro Conference on Real-Time Systems (ECRTS), Vol.\u00a0106 . 1:1\u20131:25. Farzad Farshchi, Prathap\u00a0Kumar Valsan, Renato Mancuso, and Heechul Yun. 2018. Deterministic Memory Abstraction and Supporting Multicore System Architecture. In Euromicro Conference on Real-Time Systems (ECRTS), Vol.\u00a0106. 1:1\u20131:25."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"G. Gracioli A. Alhammad R. Mancuso A.\u00a0A. Fr\u00f6hlich and R. Pellizzoni. 2015. A Survey on Cache Management Mechanisms for Real-Time Embedded Systems. Comput. Surveys 48 2 (2015).  G. Gracioli A. Alhammad R. Mancuso A.\u00a0A. Fr\u00f6hlich and R. Pellizzoni. 2015. A Survey on Cache Management Mechanisms for Real-Time Embedded Systems. Comput. Surveys 48 2 (2015).","DOI":"10.1145\/2830555"},{"key":"e_1_3_2_1_24_1","volume-title":"International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 72\u201381","author":"Gracioli Giovani","year":"2013","unstructured":"Giovani Gracioli and Ant\u00f4nio\u00a0Augusto Fr\u00f6hlich . 2013 . An experimental evaluation of the cache partitioning impact on multicore real-time schedulers . In International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 72\u201381 . Giovani Gracioli and Ant\u00f4nio\u00a0Augusto Fr\u00f6hlich. 2013. An experimental evaluation of the cache partitioning impact on multicore real-time schedulers. In International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 72\u201381."},{"key":"e_1_3_2_1_25_1","first-page":"1","article-title":"Designing Mixed Criticality Applications on Modern Heterogeneous MPSoC Platforms","volume":"27","author":"Gracioli G.","year":"2019","unstructured":"G. Gracioli , R. Tabish , R. Mancuso , R. Mirosanlou , R. Pellizzoni , and M. Caccamo . 2019 . Designing Mixed Criticality Applications on Modern Heterogeneous MPSoC Platforms . In Euromicro Conference on Real-Time Systems (ECRTS). 27 : 1 \u2013 27 :25. G. Gracioli, R. Tabish, R. Mancuso, R. Mirosanlou, R. Pellizzoni, and M. Caccamo. 2019. Designing Mixed Criticality Applications on Modern Heterogeneous MPSoC Platforms. In Euromicro Conference on Real-Time Systems (ECRTS). 27:1\u201327:25.","journal-title":"Euromicro Conference on Real-Time Systems (ECRTS)."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 7th ACM international conference on Embedded software. 245\u2013254","author":"Guan Nan","year":"2009","unstructured":"Nan Guan , Martin Stigge , Wang Yi , and Ge Yu . 2009 . Cache-Aware Scheduling and Analysis for Multicores . In Proceedings of the 7th ACM international conference on Embedded software. 245\u2013254 . Nan Guan, Martin Stigge, Wang Yi, and Ge Yu. 2009. Cache-Aware Scheduling and Analysis for Multicores. In Proceedings of the 7th ACM international conference on Embedded software. 245\u2013254."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341105.3374014"},{"key":"e_1_3_2_1_28_1","volume-title":"Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-core Real-Time Systems. In IEEE Real-Time Systems Symposium (RTSS). 384\u2013386","author":"Guo Zhishan","year":"2017","unstructured":"Zhishan Guo , Ying Zhang , Lingxiang Wang , and Zhenkai Zhang . 2017 . Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-core Real-Time Systems. In IEEE Real-Time Systems Symposium (RTSS). 384\u2013386 . Zhishan Guo, Ying Zhang, Lingxiang Wang, and Zhenkai Zhang. 2017. Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-core Real-Time Systems. In IEEE Real-Time Systems Symposium (RTSS). 384\u2013386."},{"key":"e_1_3_2_1_29_1","unstructured":"Gurobi Optimization LLC. 2022. Gurobi Optimizer Reference Manual. https:\/\/www.gurobi.com  Gurobi Optimization LLC. 2022. Gurobi Optimizer Reference Manual. https:\/\/www.gurobi.com"},{"volume-title":"Computer Architecture","author":"Hennessy L.","key":"e_1_3_2_1_30_1","unstructured":"John\u00a0 L. Hennessy and David\u00a0 A. Patterson . 2011. Computer Architecture , Fifth Edition : A Quantitative Approach (5th ed.). Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. John\u00a0L. Hennessy and David\u00a0A. Patterson. 2011. Computer Architecture, Fifth Edition: A Quantitative Approach (5th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"volume-title":"Computer Architecture","author":"Hennessy L.","key":"e_1_3_2_1_31_1","unstructured":"John\u00a0 L. Hennessy and David\u00a0 A. Patterson . 2017. Computer Architecture , Sixth Edition : A Quantitative Approach (6th ed.). Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. John\u00a0L. Hennessy and David\u00a0A. Patterson. 2017. Computer Architecture, Sixth Edition: A Quantitative Approach (6th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"e_1_3_2_1_34_1","first-page":"390","article-title":"Finding Response Times in a Real-Time","volume":"29","author":"Joseph M.","year":"1986","unstructured":"M. Joseph and P. Pandya . 1986 . Finding Response Times in a Real-Time System. Comput. J. 29 , 5 (1986), 390 \u2013 395 . M. Joseph and P. Pandya. 1986. Finding Response Times in a Real-Time System. Comput. J. 29, 5 (1986), 390\u2013395.","journal-title":"System. Comput. J."},{"key":"e_1_3_2_1_35_1","volume-title":"Euromicro Conference on Real-Time Systems (ECRTS). 80\u201389","author":"Kim Hyoseung","year":"2013","unstructured":"Hyoseung Kim , Arvind Kandhalu , and Ragunathan Rajkumar . 2013 . A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems . In Euromicro Conference on Real-Time Systems (ECRTS). 80\u201389 . Hyoseung Kim, Arvind Kandhalu, and Ragunathan Rajkumar. 2013. A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems. In Euromicro Conference on Real-Time Systems (ECRTS). 80\u201389."},{"key":"e_1_3_2_1_36_1","volume-title":"IEEE Real-Time Systems Symposium (RTSS). 229\u2013237","author":"Kirk David\u00a0Blair","year":"1989","unstructured":"David\u00a0Blair Kirk . 1989 . SMART (strategic memory allocation for real-time) cache design . In IEEE Real-Time Systems Symposium (RTSS). 229\u2013237 . David\u00a0Blair Kirk. 1989. SMART (strategic memory allocation for real-time) cache design. In IEEE Real-Time Systems Symposium (RTSS). 229\u2013237."},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of Euromicro Workshop on Real-Time Systems. 41\u201350","author":"Kirk B.","year":"1991","unstructured":"D.\u00a0 B. Kirk , J.\u00a0 K. Strosnider , and J.\u00a0 E. Sasinowski . 1991 . Allocating SMART cache segments for schedulability . In Proceedings of Euromicro Workshop on Real-Time Systems. 41\u201350 . D.\u00a0B. Kirk, J.\u00a0K. Strosnider, and J.\u00a0E. Sasinowski. 1991. Allocating SMART cache segments for schedulability. In Proceedings of Euromicro Workshop on Real-Time Systems. 41\u201350."},{"key":"e_1_3_2_1_38_1","volume-title":"Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 1\u201314","author":"Kloda Tomasz","year":"2019","unstructured":"Tomasz Kloda , Marco Solieri , Renato Mancuso , Nicola Capodieci , Paolo Valente , and Marko Bertogna . 2019 . Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 1\u201314 . Tomasz Kloda, Marco Solieri, Renato Mancuso, Nicola Capodieci, Paolo Valente, and Marko Bertogna. 2019. Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 1\u201314."},{"key":"e_1_3_2_1_39_1","volume-title":"Euromicro Conference on Real-Time Systems (ECRTS). 119\u2013128","author":"Kritikakou Angeliki","year":"2014","unstructured":"Angeliki Kritikakou , Claire Pagetti , Olivier Baldellon , Matthieu Roy , and Christine Rochange . 2014 . Run-Time Control to Increase Task Parallelism In Mixed-Critical Systems . In Euromicro Conference on Real-Time Systems (ECRTS). 119\u2013128 . Angeliki Kritikakou, Claire Pagetti, Olivier Baldellon, Matthieu Roy, and Christine Rochange. 2014. Run-Time Control to Increase Task Parallelism In Mixed-Critical Systems. In Euromicro Conference on Real-Time Systems (ECRTS). 119\u2013128."},{"key":"e_1_3_2_1_40_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 1156\u20131161","author":"Kwon Ohchul","year":"2021","unstructured":"Ohchul Kwon , Gero Schw\u00e4ricke , Tomasz Kloda , Denis Hoornaert , Giovani Gracioli , and Marco Caccamo . 2021 . Flexible Cache Partitioning for Multi-Mode Real-Time Systems. In Design , Automation & Test in Europe Conference & Exhibition (DATE). 1156\u20131161 . Ohchul Kwon, Gero Schw\u00e4ricke, Tomasz Kloda, Denis Hoornaert, Giovani Gracioli, and Marco Caccamo. 2021. Flexible Cache Partitioning for Multi-Mode Real-Time Systems. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 1156\u20131161."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834858"},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the 20th International Conference on Real-Time and Network Systems (Pont \u00e0 Mousson, France) (RTNS \u201912)","author":"Lesage Benjamin","year":"2012","unstructured":"Benjamin Lesage , Isabelle Puaut , and Andr\u00e9 Seznec . 2012 . PRETI: Partitioned Real-Time Shared Cache for Mixed-Criticality Real-Time Systems . In Proceedings of the 20th International Conference on Real-Time and Network Systems (Pont \u00e0 Mousson, France) (RTNS \u201912) . Association for Computing Machinery, New York, NY, USA, 171\u2013180. Benjamin Lesage, Isabelle Puaut, and Andr\u00e9 Seznec. 2012. PRETI: Partitioned Real-Time Shared Cache for Mixed-Criticality Real-Time Systems. In Proceedings of the 20th International Conference on Real-Time and Network Systems (Pont \u00e0 Mousson, France) (RTNS \u201912). Association for Computing Machinery, New York, NY, USA, 171\u2013180."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"volume-title":"IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).","author":"Mancuso R.","key":"e_1_3_2_1_45_1","unstructured":"R. Mancuso , R. Dudko , E. Betti , M. Cesati , M. Caccamo , and R. Pellizzoni . 2013. Real-time cache management framework for multi-core architectures . In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). R. Mancuso, R. Dudko, E. Betti, M. Cesati, M. Caccamo, and R. Pellizzoni. 2013. Real-time cache management framework for multi-core architectures. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3167132.3167196"},{"key":"e_1_3_2_1_47_1","volume-title":"IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 280\u2013290","author":"Paolieri Marco","year":"2011","unstructured":"Marco Paolieri , Eduardo Qui\u00f1ones , Francisco\u00a0 J. Cazorla , Robert\u00a0 I. Davis , and Mateo Valero . 2011 . IA3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems . In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 280\u2013290 . Marco Paolieri, Eduardo Qui\u00f1ones, Francisco\u00a0J. Cazorla, Robert\u00a0I. Davis, and Mateo Valero. 2011. IA3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 280\u2013290."},{"key":"e_1_3_2_1_48_1","volume-title":"IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 269\u2013279","author":"Pellizzoni Rodolfo","year":"2011","unstructured":"Rodolfo Pellizzoni , Emiliano Betti , Stanley Bak , Gang Yao , John Criswell , Marco Caccamo , and Russell Kegley . 2011 . A Predictable Execution Model for COTS-Based Embedded Systems . In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 269\u2013279 . Rodolfo Pellizzoni, Emiliano Betti, Stanley Bak, Gang Yao, John Criswell, Marco Caccamo, and Russell Kegley. 2011. A Predictable Execution Model for COTS-Based Embedded Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 269\u2013279."},{"key":"e_1_3_2_1_49_1","volume-title":"WCET-aware Software Based Cache Partitioning for Multi-Task Real-Time Systems. In 9th International Workshop on Worst-Case Execution Time Analysis, Vol.\u00a010","author":"Plazar Sascha","year":"2009","unstructured":"Sascha Plazar , Paul Lokuciejewski , and Peter Marwedel . 2009 . WCET-aware Software Based Cache Partitioning for Multi-Task Real-Time Systems. In 9th International Workshop on Worst-Case Execution Time Analysis, Vol.\u00a010 . 1\u201311. Sascha Plazar, Paul Lokuciejewski, and Peter Marwedel. 2009. WCET-aware Software Based Cache Partitioning for Multi-Task Real-Time Systems. In 9th International Workshop on Worst-Case Execution Time Analysis, Vol.\u00a010. 1\u201311."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.238493"},{"key":"e_1_3_2_1_51_1","unstructured":"J. Seward N. Nethercote and J. Weidendorfer. 2008. Valgrind 3.3 - Advanced Debugging and Profiling for GNU\/Linux Applications. Network Theory Ltd.  J. Seward N. Nethercote and J. Weidendorfer. 2008. Valgrind 3.3 - Advanced Debugging and Profiling for GNU\/Linux Applications. Network Theory Ltd."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353536.1346299"},{"key":"e_1_3_2_1_53_1","volume-title":"Coordinated Bank and Cache Coloring for Temporal Protection of Memory Accesses. In IEEE 16th International Conference on Computational Science and Engineering. 685\u2013692","author":"Suzuki Noriaki","year":"2013","unstructured":"Noriaki Suzuki , Hyoseung Kim , Dionisio\u00a0de Niz , Bjorn Andersson , Lutz Wrage , Mark Klein , and Ragunathan Rajkumar . 2013 . Coordinated Bank and Cache Coloring for Temporal Protection of Memory Accesses. In IEEE 16th International Conference on Computational Science and Engineering. 685\u2013692 . Noriaki Suzuki, Hyoseung Kim, Dionisio\u00a0de Niz, Bjorn Andersson, Lutz Wrage, Mark Klein, and Ragunathan Rajkumar. 2013. Coordinated Bank and Cache Coloring for Temporal Protection of Memory Accesses. In IEEE 16th International Conference on Computational Science and Engineering. 685\u2013692."},{"key":"e_1_3_2_1_54_1","volume-title":"CortexSuite: A Synthetic Brain Benchmark Suite. In International Symposium on Workload Characterization.","author":"Thomas Shelby","year":"2014","unstructured":"Shelby Thomas , Chetan Gohkale , Enrico Tanuwidjaja , Tony Chong , David Lau , Saturnino Garcia , and Michael\u00a0Bedford Taylor . 2014 . CortexSuite: A Synthetic Brain Benchmark Suite. In International Symposium on Workload Characterization. Shelby Thomas, Chetan Gohkale, Enrico Tanuwidjaja, Tony Chong, David Lau, Saturnino Garcia, and Michael\u00a0Bedford Taylor. 2014. CortexSuite: A Synthetic Brain Benchmark Suite. In International Symposium on Workload Characterization."},{"volume-title":"Proceedings of the 8th International Workshop on Hardware\/Software Codesign. 67\u201371","author":"Tomiyama H.","key":"e_1_3_2_1_55_1","unstructured":"H. Tomiyama and N.D. Dutt . 2000. Program path analysis to bound cache-related preemption delay in preemptive real-time systems . In Proceedings of the 8th International Workshop on Hardware\/Software Codesign. 67\u201371 . H. Tomiyama and N.D. Dutt. 2000. Program path analysis to bound cache-related preemption delay in preemptive real-time systems. In Proceedings of the 8th International Workshop on Hardware\/Software Codesign. 67\u201371."},{"key":"e_1_3_2_1_56_1","volume-title":"Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms. In Euromicro Conference on Real-Time Systems (ECRTS). 157\u2013167","author":"Ward C.","year":"2013","unstructured":"Bryan\u00a0 C. Ward , Jonathan\u00a0 L. Herman , Christopher\u00a0 J. Kenna , and James\u00a0 H. Anderson . 2013 . Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms. In Euromicro Conference on Real-Time Systems (ECRTS). 157\u2013167 . Bryan\u00a0C. Ward, Jonathan\u00a0L. Herman, Christopher\u00a0J. Kenna, and James\u00a0H. Anderson. 2013. Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms. In Euromicro Conference on Real-Time Systems (ECRTS). 157\u2013167."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2974224"},{"key":"e_1_3_2_1_58_1","article-title":"Cache Interference-Aware Task Partitioning for Non-Preemptive Real-Time Multi-Core Systems","volume":"21","author":"Xiao Jun","year":"2022","unstructured":"Jun Xiao , Yixian Shen , and Andy\u00a0 D. Pimentel . 2022 . Cache Interference-Aware Task Partitioning for Non-Preemptive Real-Time Multi-Core Systems . ACM Transactions on Embedded Computing Systems 21 , 3 (2022). Jun Xiao, Yixian Shen, and Andy\u00a0D. Pimentel. 2022. Cache Interference-Aware Task Partitioning for Non-Preemptive Real-Time Multi-Core Systems. ACM Transactions on Embedded Computing Systems 21, 3 (2022).","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"e_1_3_2_1_59_1","volume-title":"Holistic Resource Allocation for Multicore Real-Time Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 345\u2013356","author":"Xu Meng","year":"2019","unstructured":"Meng Xu , Linh Thi\u00a0Xuan Phan , Hyon-Young Choi , Yuhan Lin , Haoran Li , Chenyang Lu , and Insup Lee . 2019 . Holistic Resource Allocation for Multicore Real-Time Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 345\u2013356 . Meng Xu, Linh Thi\u00a0Xuan Phan, Hyon-Young Choi, Yuhan Lin, Haoran Li, Chenyang Lu, and Insup Lee. 2019. Holistic Resource Allocation for Multicore Real-Time Systems. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 345\u2013356."},{"key":"e_1_3_2_1_60_1","volume-title":"2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT). 381\u2013392","author":"Ye Ying","year":"2014","unstructured":"Ying Ye , Richard West , Zhuoqun Cheng , and Ye Li . 2014 . COLORIS: A dynamic cache partitioning system using page coloring . In 2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT). 381\u2013392 . Ying Ye, Richard West, Zhuoqun Cheng, and Ye Li. 2014. COLORIS: A dynamic cache partitioning system using page coloring. In 2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT). 381\u2013392."},{"key":"e_1_3_2_1_61_1","volume-title":"IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 155\u2013166","author":"Yun Heechul","year":"2014","unstructured":"Heechul Yun , Renato Mancuso , Zheng-Pei Wu , and Rodolfo Pellizzoni . 2014 . PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms . In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 155\u2013166 . Heechul Yun, Renato Mancuso, Zheng-Pei Wu, and Rodolfo Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 155\u2013166."},{"key":"e_1_3_2_1_62_1","volume-title":"IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 55\u201364","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun , Gang Yao , Rodolfo Pellizzoni , Marco Caccamo , and Lui Sha . 2013 . MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms . In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 55\u201364 . Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 55\u201364."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2937807"},{"volume-title":"Integrating Cache-Related Preemption Delay into GEDF Analysis for Multiprocessor Scheduling with On-chip Cache","author":"Zhang Ying","key":"e_1_3_2_1_64_1","unstructured":"Ying Zhang , Zhishan Guo , Lingxiang Wang , Haoyi Xiong , and Zhenkai Zhang . 2017. Integrating Cache-Related Preemption Delay into GEDF Analysis for Multiprocessor Scheduling with On-chip Cache . In IEEE Trustcom\/BigDataSE\/ICESS. 815\u2013822. Ying Zhang, Zhishan Guo, Lingxiang Wang, Haoyi Xiong, and Zhenkai Zhang. 2017. Integrating Cache-Related Preemption Delay into GEDF Analysis for Multiprocessor Scheduling with On-chip Cache. In IEEE Trustcom\/BigDataSE\/ICESS. 815\u2013822."}],"event":{"name":"RTNS 2023: The 31st International Conference on Real-Time Networks and Systems","acronym":"RTNS 2023","location":"Dortmund Germany"},"container-title":["The 31st International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3593651","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:20Z","timestamp":1750182680000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3593651"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,7]]},"references-count":61,"alternative-id":["10.1145\/3575757.3593651","10.1145\/3575757"],"URL":"https:\/\/doi.org\/10.1145\/3575757.3593651","relation":{},"subject":[],"published":{"date-parts":[[2023,6,7]]},"assertion":[{"value":"2023-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}