{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:36Z","timestamp":1750220016017,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T00:00:00Z","timestamp":1686096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-22-CE25-0004"],"award-info":[{"award-number":["ANR-22-CE25-0004"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,7]]},"DOI":"10.1145\/3575757.3593653","type":"proceedings-article","created":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T10:07:46Z","timestamp":1684836466000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Enabling timing predictability in the presence of store buffers"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7306-1822","authenticated-orcid":false,"given":"Alban","family":"Gruin","sequence":"first","affiliation":[{"name":"IRIT -- Univ. Toulouse 3 -- CNRS, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1411-1030","authenticated-orcid":false,"given":"Thomas","family":"Carle","sequence":"additional","affiliation":[{"name":"IRIT -- Univ. Toulouse 3 -- CNRS, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7257-7114","authenticated-orcid":false,"given":"Christine","family":"Rochange","sequence":"additional","affiliation":[{"name":"IRIT -- Univ. Toulouse 3 -- CNRS, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1039-2290","authenticated-orcid":false,"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[{"name":"IRIT -- Univ. Toulouse 3 -- CNRS, France"}]}],"member":"320","published-online":{"date-parts":[[2023,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2000 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS. 76\u201387","author":"Bhargava R.","year":"2000","unstructured":"R. Bhargava and L.K. John . 2000. Issues in the design of store buffers in dynamically scheduled processors . In 2000 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS. 76\u201387 . https:\/\/doi.org\/10.1109\/ISPASS. 2000 .842285 10.1109\/ISPASS.2000.842285 R. Bhargava and L.K. John. 2000. Issues in the design of store buffers in dynamically scheduled processors. In 2000 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS. 76\u201387. https:\/\/doi.org\/10.1109\/ISPASS.2000.842285"},{"key":"e_1_3_2_1_2_1","volume-title":"27th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2021","author":"Binder B.","year":"2021","unstructured":"B. Binder , M. Asavoae , B. Ben\u00a0Hedia , F. Brandner , and M. Jan . 2021. Is This Still Normal? Putting Definitions of Timing Anomalies to the Test . In 27th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2021 , Houston, TX, USA , August 18-20, 2021 . 139\u2013148. https:\/\/doi.org\/10.1109\/RTCSA52859.2021.00024 10.1109\/RTCSA52859.2021.00024 B. Binder, M. Asavoae, B. Ben\u00a0Hedia, F. Brandner, and M. Jan. 2021. Is This Still Normal? Putting Definitions of Timing Anomalies to the Test. In 27th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2021, Houston, TX, USA, August 18-20, 2021. 139\u2013148. https:\/\/doi.org\/10.1109\/RTCSA52859.2021.00024"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-022-00655-1"},{"key":"e_1_3_2_1_4_1","volume-title":"28th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2022","author":"Binder B.","year":"2022","unstructured":"B. Binder , M. Asavoae , F. Brandner , B. Ben\u00a0Hedia , and M. Jan . 2022. The Role of Causality in a Formal Definition of Timing Anomalies . In 28th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2022 , Taipei, Taiwan , August 23-25, 2022 . 91\u2013102. https:\/\/doi.org\/10.1109\/RTCSA55878.2022.00016 10.1109\/RTCSA55878.2022.00016 B. Binder, M. Asavoae, F. Brandner, B. Ben\u00a0Hedia, and M. Jan. 2022. The Role of Causality in a Formal Definition of Timing Anomalies. In 28th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2022, Taipei, Taiwan, August 23-25, 2022. 91\u2013102. https:\/\/doi.org\/10.1109\/RTCSA55878.2022.00016"},{"key":"e_1_3_2_1_5_1","volume-title":"12th International Workshop on Worst-Case Execution Time Analysis. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik","author":"Cassez F.","year":"2012","unstructured":"F. Cassez , R. Rydhof\u00a0Hansen , and M.\u00a0 C. Olesen . 2012 . What is a Timing Anomaly? . In 12th International Workshop on Worst-Case Execution Time Analysis. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik , Dagstuhl, Germany, 1\u201312. https:\/\/doi.org\/10.4230\/OASIcs.WCET. 2012.1 10.4230\/OASIcs.WCET.2012.1 F. Cassez, R. Rydhof\u00a0Hansen, and M.\u00a0C. Olesen. 2012. What is a Timing Anomaly?. In 12th International Workshop on Worst-Case Execution Time Analysis. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 1\u201312. https:\/\/doi.org\/10.4230\/OASIcs.WCET.2012.1"},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE Real-Time Systems Symposium (RTSS). 393\u2013404","author":"Gruin A.","year":"2021","unstructured":"A. Gruin , T. Carle , H. Cass\u00e9 , and C. Rochange . 2021. Speculative Execution and Timing Predictability in an Open Source RISC-V Core . In IEEE Real-Time Systems Symposium (RTSS). 393\u2013404 . https:\/\/doi.org\/10.1109\/RTSS52674. 2021 .00043 10.1109\/RTSS52674.2021.00043 A. Gruin, T. Carle, H. Cass\u00e9, and C. Rochange. 2021. Speculative Execution and Timing Predictability in an Open Source RISC-V Core. In IEEE Real-Time Systems Symposium (RTSS). 393\u2013404. https:\/\/doi.org\/10.1109\/RTSS52674.2021.00043"},{"key":"e_1_3_2_1_7_1","unstructured":"A. Gruin T. Carle H. Cass\u00e9 and C. Rochange. 2023. Repository for our changes to MINOTAuR. https:\/\/gitlab.irit.fr\/minotaur\/MINOTAuR  A. Gruin T. Carle H. Cass\u00e9 and C. Rochange. 2023. Repository for our changes to MINOTAuR. https:\/\/gitlab.irit.fr\/minotaur\/MINOTAuR"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/TC.2022.3200000","article-title":"MINOTAuR: A Timing Predictable RISC-V Core Featuring Speculative Execution","volume":"72","author":"Gruin A.","year":"2022","unstructured":"A. Gruin , T. Carle , C. Rochange , H. Cass\u00e9 , and P. Sainrat . 2022 . MINOTAuR: A Timing Predictable RISC-V Core Featuring Speculative Execution . IEEE Trans. Comput. 72 , 1 (2022), 183 \u2013 195 . https:\/\/doi.org\/10.1109\/TC.2022.3200000 10.1109\/TC.2022.3200000 A. Gruin, T. Carle, C. Rochange, H. Cass\u00e9, and P. Sainrat. 2022. MINOTAuR: A Timing Predictable RISC-V Core Featuring Speculative Execution. IEEE Trans. Comput. 72, 1 (2022), 183\u2013195. https:\/\/doi.org\/10.1109\/TC.2022.3200000","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_9_1","unstructured":"A. Gruin T. Carle C. Rochange and P. Sainrat. 2023. Source code for the Coq proofs. https:\/\/gitlab.irit.fr\/tacoq\/storebuffer  A. Gruin T. Carle C. Rochange and P. Sainrat. 2023. Source code for the Coq proofs. https:\/\/gitlab.irit.fr\/tacoq\/storebuffer"},{"key":"e_1_3_2_1_10_1","volume-title":"16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016)","author":"Falk H.","year":"2016","unstructured":"H. Falk : A Benchmark Collection to Support Worst-Case Execution Time Research . In 16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016) (OpenAccess Series in Informatics (OASIcs), Vol.\u00a055), Martin Schoeberl (Ed.). Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 2:1\u20132:10. https:\/\/doi.org\/10.4230\/OASIcs.WCET. 2016 .2 10.4230\/OASIcs.WCET.2016.2 H. Falk et al.2016. TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research. In 16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016)(OpenAccess Series in Informatics (OASIcs), Vol.\u00a055), Martin Schoeberl (Ed.). Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 2:1\u20132:10. https:\/\/doi.org\/10.4230\/OASIcs.WCET.2016.2"},{"key":"e_1_3_2_1_11_1","volume-title":"Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core. In IEEE Real-Time Systems Symposium (RTSS). 469\u2013481","author":"Hahn S.","year":"2018","unstructured":"S. Hahn and J. Reineke . 2018 . Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core. In IEEE Real-Time Systems Symposium (RTSS). 469\u2013481 . https:\/\/doi.org\/10.1109\/RTSS. 2018 .00060 10.1109\/RTSS.2018.00060 S. Hahn and J. Reineke. 2018. Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core. In IEEE Real-Time Systems Symposium (RTSS). 469\u2013481. https:\/\/doi.org\/10.1109\/RTSS.2018.00060"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09341-z"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2752801.2752805"},{"key":"e_1_3_2_1_14_1","unstructured":"J. Hennessy and D. Patterson. 2011. Computer Architecture Fifth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc.  J. Hennessy and D. Patterson. 2011. Computer Architecture Fifth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_2_1_15_1","volume-title":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). 103\u2013108","author":"Jan M.","year":"2020","unstructured":"M. Jan , M. Asavoae , M. Schoeberl , and E.\u00a0 A. Lee . 2020 . Formal Semantics of Predictable Pipelines: a Comparative Study . In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). 103\u2013108 . https:\/\/doi.org\/10.1109\/ASP-DAC47756.2020.9045351 10.1109\/ASP-DAC47756.2020.9045351 M. Jan, M. Asavoae, M. Schoeberl, and E.\u00a0A. Lee. 2020. Formal Semantics of Predictable Pipelines: a Comparative Study. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). 103\u2013108. https:\/\/doi.org\/10.1109\/ASP-DAC47756.2020.9045351"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE Real-Time Systems Symposium. IEEE, 12\u201321","author":"Lundqvist T.","year":"1999","unstructured":"T. Lundqvist and P. Stenstrom . 1999. Timing anomalies in dynamically scheduled microprocessors . In IEEE Real-Time Systems Symposium. IEEE, 12\u201321 . https:\/\/doi.org\/10.1109\/REAL. 1999 .818824 10.1109\/REAL.1999.818824 T. Lundqvist and P. Stenstrom. 1999. Timing anomalies in dynamically scheduled microprocessors. In IEEE Real-Time Systems Symposium. IEEE, 12\u201321. https:\/\/doi.org\/10.1109\/REAL.1999.818824"},{"key":"#cr-split#-e_1_3_2_1_17_1.1","unstructured":"M. Platzer and P. Puschner. 2021. Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)(Leibniz International Proceedings in Informatics (LIPIcs) Vol.\u00a0196) Bj\u00f6rn\u00a0B. Brandenburg (Ed.). Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik Dagstuhl Germany 1:1-1:18. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.1 10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"#cr-split#-e_1_3_2_1_17_1.2","unstructured":"M. Platzer and P. Puschner. 2021. Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)(Leibniz International Proceedings in Informatics (LIPIcs) Vol.\u00a0196) Bj\u00f6rn\u00a0B. Brandenburg (Ed.). Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik Dagstuhl Germany 1:1-1:18. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"e_1_3_2_1_18_1","volume-title":"6th International Workshop on Worst-Case Execution Time Analysis (WCET\u201906)","author":"Reineke J.","year":"2006","unstructured":"J. Reineke , B. Wachter , S. Thesing , R. Wilhelm , I. Polian , J. Eisinger , and B. Becker . 2006. A Definition and Classification of Timing Anomalies . In 6th International Workshop on Worst-Case Execution Time Analysis (WCET\u201906) (OpenAccess Series in Informatics (OASIcs), Vol.\u00a04), Frank Mueller (Ed.). Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany. https:\/\/doi.org\/10.4230\/OASIcs.WCET. 2006 .671 10.4230\/OASIcs.WCET.2006.671 J. Reineke, B. Wachter, S. Thesing, R. Wilhelm, I. Polian, J. Eisinger, and B. Becker. 2006. A Definition and Classification of Timing Anomalies. In 6th International Workshop on Worst-Case Execution Time Analysis (WCET\u201906)(OpenAccess Series in Informatics (OASIcs), Vol.\u00a04), Frank Mueller (Ed.). Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany. https:\/\/doi.org\/10.4230\/OASIcs.WCET.2006.671"},{"key":"#cr-split#-e_1_3_2_1_19_1.1","unstructured":"The Coq Development Team. 2022. The Coq Proof Assistant version 8.15. https:\/\/doi.org\/10.5281\/zenodo.5846982 10.5281\/zenodo.5846982"},{"key":"#cr-split#-e_1_3_2_1_19_1.2","unstructured":"The Coq Development Team. 2022. The Coq Proof Assistant version 8.15. https:\/\/doi.org\/10.5281\/zenodo.5846982"},{"key":"e_1_3_2_1_20_1","volume-title":"Fifth International Conference on Quality Software (QSIC\u201905)","author":"Wenzel I.","year":"2005","unstructured":"I. Wenzel , R. Kirner , P. Puschner , and B. Rieder . 2005. Principles of timing anomalies in superscalar processors . In Fifth International Conference on Quality Software (QSIC\u201905) . 295\u2013303. https:\/\/doi.org\/10.1109\/QSIC. 2005 .49 10.1109\/QSIC.2005.49 I. Wenzel, R. Kirner, P. Puschner, and B. Rieder. 2005. Principles of timing anomalies in superscalar processors. In Fifth International Conference on Quality Software (QSIC\u201905). 295\u2013303. https:\/\/doi.org\/10.1109\/QSIC.2005.49"}],"event":{"name":"RTNS 2023: The 31st International Conference on Real-Time Networks and Systems","acronym":"RTNS 2023","location":"Dortmund Germany"},"container-title":["The 31st International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3593653","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:21Z","timestamp":1750182681000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3593653"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,7]]},"references-count":22,"alternative-id":["10.1145\/3575757.3593653","10.1145\/3575757"],"URL":"https:\/\/doi.org\/10.1145\/3575757.3593653","relation":{},"subject":[],"published":{"date-parts":[[2023,6,7]]},"assertion":[{"value":"2023-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}