{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T05:21:52Z","timestamp":1778649712323,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T00:00:00Z","timestamp":1686096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,7]]},"DOI":"10.1145\/3575757.3593654","type":"proceedings-article","created":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T10:07:46Z","timestamp":1684836466000},"page":"188-199","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Reducing Loss of Service for Mixed-Criticality Systems through Cache- and Stress-Aware Scheduling"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-8735-1071","authenticated-orcid":false,"given":"Benjamin","family":"Lesage","sequence":"first","affiliation":[{"name":"DTIS, ONERA, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6669-5234","authenticated-orcid":false,"given":"Xiaotian","family":"Dai","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of York, UK"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4197-945X","authenticated-orcid":false,"given":"Shuai","family":"Zhao","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2415-8219","authenticated-orcid":false,"given":"Iain","family":"Bate","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of York, UK"}]}],"member":"320","published-online":{"date-parts":[[2023,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.08.006"},{"key":"e_1_3_2_1_2_1","volume-title":"27th International Real-Time Systems Symposium (RTSS). IEEE Computer Society, USA, 89\u2013100","author":"Anderson H","year":"2006","unstructured":"James\u00a0 H Anderson and John\u00a0 M Calandrino . 2006 . Parallel real-time task scheduling on multicore platforms . In 27th International Real-Time Systems Symposium (RTSS). IEEE Computer Society, USA, 89\u2013100 . James\u00a0H Anderson and John\u00a0M Calandrino. 2006. Parallel real-time task scheduling on multicore platforms. In 27th International Real-Time Systems Symposium (RTSS). IEEE Computer Society, USA, 89\u2013100."},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium(RTAS \u201906)","author":"Anderson H.","year":"2006","unstructured":"James\u00a0 H. Anderson , John\u00a0 M. Calandrino , and UmaMaheswari\u00a0 C. Devi . 2006 . Real-Time Scheduling on Multicore Platforms . In Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium(RTAS \u201906) . IEEE Computer Society, USA, 179\u2013190. https:\/\/doi.org\/10.1109\/RTAS. 2006.35 10.1109\/RTAS.2006.35 James\u00a0H. Anderson, John\u00a0M. Calandrino, and UmaMaheswari\u00a0C. Devi. 2006. Real-Time Scheduling on Multicore Platforms. In Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium(RTAS \u201906). IEEE Computer Society, USA, 179\u2013190. https:\/\/doi.org\/10.1109\/RTAS.2006.35"},{"key":"e_1_3_2_1_4_1","volume-title":"On the Selection of Relevant Hardware Events for Explaining Execution Time Behavior. In SBESC 2021 - XI Brazilian Symposium on Computing Systems Engineering. IEEE.","author":"Andrade Tadeu","year":"2021","unstructured":"Tadeu Nogueira\u00a0C. Andrade , George Lima , Veronica Maria\u00a0Cadena Lima , Yasmina Abdedda\u00efm , and Liliana\u00a0Cucu Grosjean . 2021 . On the Selection of Relevant Hardware Events for Explaining Execution Time Behavior. In SBESC 2021 - XI Brazilian Symposium on Computing Systems Engineering. IEEE. Tadeu Nogueira\u00a0C. Andrade, George Lima, Veronica Maria\u00a0Cadena Lima, Yasmina Abdedda\u00efm, and Liliana\u00a0Cucu Grosjean. 2021. On the Selection of Relevant Hardware Events for Explaining Execution Time Behavior. In SBESC 2021 - XI Brazilian Symposium on Computing Systems Engineering. IEEE."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(00)00165-4"},{"key":"e_1_3_2_1_7_1","volume-title":"Response-Time Analysis for Mixed Criticality Systems. In 2011 IEEE 32nd Real-Time Systems Symposium. IEEE Computer Society, USA, 34\u201343","author":"Baruah S.K.","year":"2011","unstructured":"S.K. Baruah , A. Burns , and R.I. Davis . 2011 . Response-Time Analysis for Mixed Criticality Systems. In 2011 IEEE 32nd Real-Time Systems Symposium. IEEE Computer Society, USA, 34\u201343 . https:\/\/doi.org\/10.1109\/RTSS. 2011 .12 10.1109\/RTSS.2011.12 S.K. Baruah, A. Burns, and R.I. Davis. 2011. Response-Time Analysis for Mixed Criticality Systems. In 2011 IEEE 32nd Real-Time Systems Symposium. IEEE Computer Society, USA, 34\u201343. https:\/\/doi.org\/10.1109\/RTSS.2011.12"},{"key":"e_1_3_2_1_8_1","volume-title":"Bruening and Saman Amarasinghe","author":"L.","year":"2004","unstructured":"Derek\u00a0 L. Bruening and Saman Amarasinghe . 2004 . Efficient, Transparent , and Comprehensive Runtime Code Manipulation. Ph.\u00a0D. Dissertation. Massachusetts Institute of Technology , USA. Derek\u00a0L. Bruening and Saman Amarasinghe. 2004. Efficient, Transparent, and Comprehensive Runtime Code Manipulation. Ph.\u00a0D. Dissertation. Massachusetts Institute of Technology, USA."},{"key":"e_1_3_2_1_9_1","volume-title":"20th Euromicro Conference on Real-Time Systems. IEEE Computer Society, USA, 299\u2013308","author":"Calandrino M","year":"2008","unstructured":"John\u00a0 M Calandrino and James\u00a0 H Anderson . 2008 . Cache-aware real-time scheduling on multicore platforms: Heuristics and a case study . In 20th Euromicro Conference on Real-Time Systems. IEEE Computer Society, USA, 299\u2013308 . John\u00a0M Calandrino and James\u00a0H Anderson. 2008. Cache-aware real-time scheduling on multicore platforms: Heuristics and a case study. In 20th Euromicro Conference on Real-Time Systems. IEEE Computer Society, USA, 299\u2013308."},{"key":"e_1_3_2_1_10_1","volume-title":"21st Euromicro Conference on Real-Time Systems(ECRTS \u201909)","author":"Calandrino M","year":"2009","unstructured":"John\u00a0 M Calandrino and James\u00a0 H Anderson . 2009 . On the design and implementation of a cache-aware multicore real-time scheduler . In 21st Euromicro Conference on Real-Time Systems(ECRTS \u201909) . IEEE Computer Society, USA, 194\u2013204. John\u00a0M Calandrino and James\u00a0H Anderson. 2009. On the design and implementation of a cache-aware multicore real-time scheduler. In 21st Euromicro Conference on Real-Time Systems(ECRTS \u201909). IEEE Computer Society, USA, 194\u2013204."},{"key":"e_1_3_2_1_11_1","volume-title":"Automation & Test in Europe Conference & Exhibition. European Design and Automation Association, Leuven, BEL, 694\u2013699","author":"Chang Wanli","year":"2018","unstructured":"Wanli Chang , Debayan Roy , Xiaobo\u00a0Sharon Hu , and Samarjit Chakraborty . 2018 . Cache-aware task scheduling for maximizing control performance. In Design , Automation & Test in Europe Conference & Exhibition. European Design and Automation Association, Leuven, BEL, 694\u2013699 . Wanli Chang, Debayan Roy, Xiaobo\u00a0Sharon Hu, and Samarjit Chakraborty. 2018. Cache-aware task scheduling for maximizing control performance. In Design, Automation & Test in Europe Conference & Exhibition. European Design and Automation Association, Leuven, BEL, 694\u2013699."},{"key":"e_1_3_2_1_12_1","volume-title":"Improving Prediction Accuracy of Memory Interferences for Multicore Platforms. In IEEE Real-Time Systems Symposium (RTSS). IEEE.","author":"Courtaud C\u00e9dric","year":"2019","unstructured":"C\u00e9dric Courtaud , Julien Sopena , Gilles Muller , and Daniel Gracia\u00a0P\u00e9rez . 2019 . Improving Prediction Accuracy of Memory Interferences for Multicore Platforms. In IEEE Real-Time Systems Symposium (RTSS). IEEE. C\u00e9dric Courtaud, Julien Sopena, Gilles Muller, and Daniel Gracia\u00a0P\u00e9rez. 2019. Improving Prediction Accuracy of Memory Interferences for Multicore Platforms. In IEEE Real-Time Systems Symposium (RTSS). IEEE."},{"key":"e_1_3_2_1_13_1","volume-title":"Leveraging Applications of Formal Methods, Verification and Validation. Practice - 11th International Symposium, ISoLA(Lecture Notes in Computer Science, Vol.\u00a013704)","author":"Dai Xiaotian","unstructured":"Xiaotian Dai , Shuai Zhao , Benjamin Lesage , and Iain Bate . 2022. Using Digital Twins in the Development of Complex Dependable Real-Time Embedded Systems . In Leveraging Applications of Formal Methods, Verification and Validation. Practice - 11th International Symposium, ISoLA(Lecture Notes in Computer Science, Vol.\u00a013704) , Tiziana Margaria and Bernhard Steffen (Eds.). Springer , 37\u201353. Xiaotian Dai, Shuai Zhao, Benjamin Lesage, and Iain Bate. 2022. Using Digital Twins in the Development of Complex Dependable Real-Time Embedded Systems. In Leveraging Applications of Formal Methods, Verification and Validation. Practice - 11th International Symposium, ISoLA(Lecture Notes in Computer Science, Vol.\u00a013704), Tiziana Margaria and Bernhard Steffen (Eds.). Springer, 37\u201353."},{"key":"e_1_3_2_1_14_1","first-page":"1","article-title":"Schedulability Analysis for Multi-Core Systems Accounting for Resource Stress and Sensitivity. In Euromicro Conference on Real-Time Systems(LIPIcs, Vol.\u00a0196). Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl","volume":"7","author":"Davis R.","year":"2021","unstructured":"R. Davis , D. Griffin , and I. Bate . 2021 . Schedulability Analysis for Multi-Core Systems Accounting for Resource Stress and Sensitivity. In Euromicro Conference on Real-Time Systems(LIPIcs, Vol.\u00a0196). Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl , Germany , 7 : 1 \u2013 7 :26. R. Davis, D. Griffin, and I. Bate. 2021. Schedulability Analysis for Multi-Core Systems Accounting for Resource Stress and Sensitivity. In Euromicro Conference on Real-Time Systems(LIPIcs, Vol.\u00a0196). Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, 7:1\u20137:26.","journal-title":"Germany"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9106-5"},{"key":"e_1_3_2_1_16_1","volume-title":"A framework for multi-core schedulability analysis accounting for resource stress and sensitivity. Real-Time Systems 58","author":"Davis I","year":"2022","unstructured":"Robert\u00a0 I Davis , David Griffin , and Iain Bate . 2022. A framework for multi-core schedulability analysis accounting for resource stress and sensitivity. Real-Time Systems 58 ( 2022 ), 53\u00a0pages. Robert\u00a0I Davis, David Griffin, and Iain Bate. 2022. A framework for multi-core schedulability analysis accounting for resource stress and sensitivity. Real-Time Systems 58 (2022), 53\u00a0pages."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465780"},{"key":"e_1_3_2_1_18_1","volume-title":"16th International Workshop on Worst-Case Execution Time Analysis (WCET). Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik GmbH","author":"Falk Heiko","year":"2016","unstructured":"Heiko Falk , Sebastian Altmeyer , Peter Hellinckx , Bj\u00f6rn Lisper , Wolfgang Puffitsch , Christine Rochange , Martin Schoeberl , Rasmus\u00a0Bo S\u00f8rensen , Peter W\u00e4gemann , and Simon Wegener . 2016 . TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research . In 16th International Workshop on Worst-Case Execution Time Analysis (WCET). Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik GmbH , Dagstuhl, Germany, 2.1\u20132.10. Heiko Falk, Sebastian Altmeyer, Peter Hellinckx, Bj\u00f6rn Lisper, Wolfgang Puffitsch, Christine Rochange, Martin Schoeberl, Rasmus\u00a0Bo S\u00f8rensen, Peter W\u00e4gemann, and Simon Wegener. 2016. TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research. In 16th International Workshop on Worst-Case Execution Time Analysis (WCET). Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik GmbH, Dagstuhl, Germany, 2.1\u20132.10."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2712858"},{"key":"e_1_3_2_1_20_1","volume-title":"Generating Utilization Vectors for the Systematic Evaluation of Schedulability Tests. In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE, IEEE Computer Society, USA, 76\u201388","author":"Griffin David","year":"2020","unstructured":"David Griffin , Iain Bate , and Robert\u00a0 I. Davis . 2020 . Generating Utilization Vectors for the Systematic Evaluation of Schedulability Tests. In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE, IEEE Computer Society, USA, 76\u201388 . David Griffin, Iain Bate, and Robert\u00a0I. Davis. 2020. Generating Utilization Vectors for the Systematic Evaluation of Schedulability Tests. In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE, IEEE Computer Society, USA, 76\u201388."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 25th International Conference on Real-Time Networks and Systems","author":"Griffin David","year":"2017","unstructured":"David Griffin , Benjamin Lesage , Iain Bate , Frank Soboczenski , and Robert\u00a0 I. Davis . 2017 . Forecast-Based Interference: Modelling Multicore Interference from Observable Factors . In Proceedings of the 25th International Conference on Real-Time Networks and Systems ( Grenoble, France) (RTNS \u201917). Association for Computing Machinery, New York, NY, USA, 10\u00a0pages. David Griffin, Benjamin Lesage, Iain Bate, Frank Soboczenski, and Robert\u00a0I. Davis. 2017. Forecast-Based Interference: Modelling Multicore Interference from Observable Factors. In Proceedings of the 25th International Conference on Real-Time Networks and Systems (Grenoble, France) (RTNS \u201917). Association for Computing Machinery, New York, NY, USA, 10\u00a0pages."},{"key":"e_1_3_2_1_22_1","volume-title":"18th International Workshop on Worst-Case Execution Time Analysis (WCET).","author":"Huybrechts Thomas","year":"2018","unstructured":"Thomas Huybrechts , Siegfried Mercelis , and Peter Hellinckx . 2018 . A New Hybrid Approach on WCET Analysis for Real-Time Systems Using Machine Learning . In 18th International Workshop on Worst-Case Execution Time Analysis (WCET). Thomas Huybrechts, Siegfried Mercelis, and Peter Hellinckx. 2018. A New Hybrid Approach on WCET Analysis for Real-Time Systems Using Machine Learning. In 18th International Workshop on Worst-Case Execution Time Analysis (WCET)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijforecast.2006.03.001"},{"key":"e_1_3_2_1_24_1","volume-title":"Jekel and Gerhard Venter","author":"F.","year":"2019","unstructured":"Charles\u00a0 F. Jekel and Gerhard Venter . 2019 . pwlf: A Python Library for Fitting 1D Continuous Piecewise Linear Functions. Jekel, Charles F. https:\/\/github.com\/cjekel\/piecewise_linear_fit_py Charles\u00a0F. Jekel and Gerhard Venter. 2019. pwlf: A Python Library for Fitting 1D Continuous Piecewise Linear Functions. Jekel, Charles F. https:\/\/github.com\/cjekel\/piecewise_linear_fit_py"},{"key":"e_1_3_2_1_25_1","first-page":"2","article-title":"Cache Aware Pre-Runtime Scheduling","volume":"17","author":"K\u00e4stner Daniel","year":"1999","unstructured":"Daniel K\u00e4stner and Stephan Thesing . 1999 . Cache Aware Pre-Runtime Scheduling . Real-Time Syst. 17 , 2 \u2013 3 (dec 1999), 235\u2013256. Daniel K\u00e4stner and Stephan Thesing. 1999. Cache Aware Pre-Runtime Scheduling. Real-Time Syst. 17, 2\u20133 (dec 1999), 235\u2013256.","journal-title":"Real-Time Syst."},{"key":"e_1_3_2_1_26_1","unstructured":"R.J. Larsen and M.L. Marx. 2012. An Introduction to Mathematical Statistics and Its Applications. Prentice Hall USA.  R.J. Larsen and M.L. Marx. 2012. An Introduction to Mathematical Statistics and Its Applications. Prentice Hall USA."},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium(RTAS \u201913)","author":"Lunniss Will","year":"2013","unstructured":"Will Lunniss , Robert\u00a0 I. Davis , Claire Maiza , and Sebastian Altmeyer . 2013 . Integrating Cache Related Pre-Emption Delay Analysis into EDF Scheduling . In Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium(RTAS \u201913) . IEEE Computer Society, USA. Will Lunniss, Robert\u00a0I. Davis, Claire Maiza, and Sebastian Altmeyer. 2013. Integrating Cache Related Pre-Emption Delay Analysis into EDF Scheduling. In Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium(RTAS \u201913). IEEE Computer Society, USA."},{"key":"e_1_3_2_1_28_1","volume-title":"Tightening the Bounds on Cache-Related Preemption Delay in Fixed Preemption Point Scheduling. In 17th International Workshop on Worst-Case Execution Time Analysis (WCET","author":"Markovic Filip","year":"2017","unstructured":"Filip Markovic , Jan Carlson , and Radu Dobrin . 2017 . Tightening the Bounds on Cache-Related Preemption Delay in Fixed Preemption Point Scheduling. In 17th International Workshop on Worst-Case Execution Time Analysis (WCET 2017), Vol.\u00a057. Filip Markovic, Jan Carlson, and Radu Dobrin. 2017. Tightening the Bounds on Cache-Related Preemption Delay in Fixed Preemption Point Scheduling. In 17th International Workshop on Worst-Case Execution Time Analysis (WCET 2017), Vol.\u00a057."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_30_1","volume-title":"Modeling Cache Sharing on Chip Multiprocessor Architectures. In International Symposium on Workload Characterization.","author":"Petoumenos Pavlos","year":"2006","unstructured":"Pavlos Petoumenos , Georgios Keramidas , Hakan Zeffer , Stefanos Kaxiras , and Erik Hagersten . 2006 . Modeling Cache Sharing on Chip Multiprocessor Architectures. In International Symposium on Workload Characterization. Pavlos Petoumenos, Georgios Keramidas, Hakan Zeffer, Stefanos Kaxiras, and Erik Hagersten. 2006. Modeling Cache Sharing on Chip Multiprocessor Architectures. In International Symposium on Workload Characterization."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/3539845.3540145"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.2307\/1412159"},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the 31th International Conference on Real-Time Networks and Systems.","author":"Zhao Shuai","year":"2023","unstructured":"Shuai Zhao , Xiaotian Dai , Benjamin Lesage , and Iain Bate . 2023 . Cache-Aware Allocation of Parallel Jobs on Multi-cores based on Learned Recency . In Proceedings of the 31th International Conference on Real-Time Networks and Systems. Shuai Zhao, Xiaotian Dai, Benjamin Lesage, and Iain Bate. 2023. Cache-Aware Allocation of Parallel Jobs on Multi-cores based on Learned Recency. In Proceedings of the 31th International Conference on Real-Time Networks and Systems."}],"event":{"name":"RTNS 2023: The 31st International Conference on Real-Time Networks and Systems","location":"Dortmund Germany","acronym":"RTNS 2023"},"container-title":["The 31st International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3593654","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:21Z","timestamp":1750182681000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575757.3593654"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,7]]},"references-count":32,"alternative-id":["10.1145\/3575757.3593654","10.1145\/3575757"],"URL":"https:\/\/doi.org\/10.1145\/3575757.3593654","relation":{},"subject":[],"published":{"date-parts":[[2023,6,7]]},"assertion":[{"value":"2023-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}