{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:16Z","timestamp":1750219996753,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,11,22]],"date-time":"2022-11-22T00:00:00Z","timestamp":1669075200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,11,22]]},"DOI":"10.1145\/3575882.3575883","type":"proceedings-article","created":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T23:12:51Z","timestamp":1677539571000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-based acceleration of stereo matching using OpenCL"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5180-8964","authenticated-orcid":false,"given":"Iman","family":"Firmansyah","sequence":"first","affiliation":[{"name":"National Research and Innovation Agency (BRIN), Indonesia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9744-8271","authenticated-orcid":false,"given":"Yoshiki","family":"Yamaguchi","sequence":"additional","affiliation":[{"name":"University of Tsukuba, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2518-9802","authenticated-orcid":false,"given":"Ryo","family":"Nakagawa","sequence":"additional","affiliation":[{"name":"University of Tsukuba, Japan"}]}],"member":"320","published-online":{"date-parts":[[2023,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCP.2018.8516434"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3109984.3109992"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compag.2021.106237"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Iman Firmansyah Changdao Du Norihisa Fujita Yoshiki Yamaguchi and Taisuke Boku. 2019. FPGA-based Implementation of Memory-Intensive Application using OpenCL. In Heart.  Iman Firmansyah Changdao Du Norihisa Fujita Yoshiki Yamaguchi and Taisuke Boku. 2019. FPGA-based Implementation of Memory-Intensive Application using OpenCL. In Heart.","DOI":"10.1145\/3337801.3337806"},{"key":"e_1_3_2_1_5_1","volume-title":"FPGA-Based Implementation of the Stereo Matching Algorithm Using High-Level Synthesis. 2021 IEEE 14th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)(2021)","author":"Firmansyah Iman","year":"2021","unstructured":"Iman Firmansyah and Yoshiki Yamaguchi . 2021 . FPGA-Based Implementation of the Stereo Matching Algorithm Using High-Level Synthesis. 2021 IEEE 14th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)(2021) , 1\u20137. Iman Firmansyah and Yoshiki Yamaguchi. 2021. FPGA-Based Implementation of the Stereo Matching Algorithm Using High-Level Synthesis. 2021 IEEE 14th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)(2021), 1\u20137."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITSC.2013.6728473"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1177\/0278364913491297"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/8742920"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel. 2021. Intel FPGA SDK for OpenCL: Best practice Guide. Available: https:\/\/www.intel.com. (2021).  Intel. 2021. Intel FPGA SDK for OpenCL: Best practice Guide. Available: https:\/\/www.intel.com. (2021)."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel. 2021. Intel FPGA SDK for OpenCL: Programming Guide. Available: https:\/\/www.intel.com. (2021).  Intel. 2021. Intel FPGA SDK for OpenCL: Programming Guide. Available: https:\/\/www.intel.com. (2021)."},{"key":"e_1_3_2_1_11_1","unstructured":"Daniel\u00a0Hern\u00e1ndez Ju\u00e1rez Alejandro Chac\u00f3n Antonio Espinosa David V\u00e1zquez Juan\u00a0Carlos Moure and Antonio\u00a0M. L\u00f3pez. 2016. Embedded Real-time Stereo Estimation via Semi-Global Matching on the GPU. ArXiv abs\/1610.04121(2016).  Daniel\u00a0Hern\u00e1ndez Ju\u00e1rez Alejandro Chac\u00f3n Antonio Espinosa David V\u00e1zquez Juan\u00a0Carlos Moure and Antonio\u00a0M. L\u00f3pez. 2016. Embedded Real-time Stereo Estimation via Semi-Global Matching on the GPU. ArXiv abs\/1610.04121(2016)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1080\/01969722.2018.1541599"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compag.2020.105937"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298925"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2019.04.006"},{"key":"e_1_3_2_1_16_1","unstructured":"Terasic. 2020. Terasic Stratix V DE5-Net FPGA User Manual. Available: http:\/\/www.terasic.com.tw\/en\/. (2020).  Terasic. 2020. Terasic Stratix V DE5-Net FPGA User Manual. Available: http:\/\/www.terasic.com.tw\/en\/. (2020)."},{"key":"e_1_3_2_1_17_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Ttofis Christos","year":"2014","unstructured":"Christos Ttofis and Theocharis Theocharides . 2014 . High-quality real-time hardware stereo matching based on guided image filtering. 2014 Design , Automation & Test in Europe Conference & Exhibition (DATE) (2014), 1\u20136. Christos Ttofis and Theocharis Theocharides. 2014. High-quality real-time hardware stereo matching based on guided image filtering. 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2014), 1\u20136."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718387"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593083"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2833743"},{"key":"e_1_3_2_1_21_1","volume-title":"FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications. 2020 30th International Conference on Field-Programmable Logic and Applications (FPL)","author":"Zhao Jieru","year":"2020","unstructured":"Jieru Zhao , Tingyuan Liang , Liang Feng , Wenchao Ding , Sharad Sinha , Wei Zhang , and Shaojie Shen . 2020 . FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications. 2020 30th International Conference on Field-Programmable Logic and Applications (FPL) (2020), 269\u2013276. Jieru Zhao, Tingyuan Liang, Liang Feng, Wenchao Ding, Sharad Sinha, Wei Zhang, and Shaojie Shen. 2020. FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications. 2020 30th International Conference on Field-Programmable Logic and Applications (FPL) (2020), 269\u2013276."}],"event":{"name":"IC3INA 2022: The 2022 International Conference on Computer, Control, Informatics and Its Applications","acronym":"IC3INA 2022","location":"Virtual Event Indonesia"},"container-title":["Proceedings of the 2022 International Conference on Computer, Control, Informatics and Its Applications"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575882.3575883","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3575882.3575883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:39Z","timestamp":1750182579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3575882.3575883"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,22]]},"references-count":21,"alternative-id":["10.1145\/3575882.3575883","10.1145\/3575882"],"URL":"https:\/\/doi.org\/10.1145\/3575882.3575883","relation":{},"subject":[],"published":{"date-parts":[[2022,11,22]]},"assertion":[{"value":"2023-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}