{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T11:47:27Z","timestamp":1769168847991,"version":"3.49.0"},"reference-count":143,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2023,4,19]],"date-time":"2023-04-19T00:00:00Z","timestamp":1681862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Germany\u2019s Excellence Strategy - EXC 2092 CASA","award":["390781972"],"award-info":[{"award-number":["390781972"]}]},{"name":"German Federal Ministry of Education and Research BMBF","award":["01IS22086I, 6GEM (16KISK038), and VE-HEP (16KIS1345)"],"award-info":[{"award-number":["01IS22086I, 6GEM (16KISK038), and VE-HEP (16KIS1345)"]}]},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"crossref","award":["101070374"],"award-info":[{"award-number":["101070374"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2023,5,31]]},"abstract":"<jats:p>The foundation of every digital system is based on hardware in which security, as a core service of many applications, should be deeply embedded. Unfortunately, the knowledge of system security and efficient hardware design is spread over different communities and, due to the complex and ever-evolving nature of hardware-based system security, state-of-the-art security is not always implemented in state-of-the-art hardware. However, automated security-aware hardware design seems to be a promising solution to bridge the gap between the different communities.<\/jats:p>\n          <jats:p>In this work, we systematize state-of-the-art research with respect to security-aware Electronic Design Automation (EDA) and identify a modern security-aware EDA framework. As part of this work, we consider threats in the form of information flow, timing and power side channels, and fault injection, which are the fundamental building blocks of more complex hardware-based attacks. Based on the existing research, we provide important observations and research questions to guide future research in support of modern, holistic, and security-aware hardware design infrastructures.<\/jats:p>","DOI":"10.1145\/3576199","type":"journal-article","created":{"date-parts":[[2022,12,14]],"date-time":"2022-12-14T12:14:44Z","timestamp":1671020084000},"page":"1-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Challenges and Opportunities of Security-Aware EDA"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9797-1257","authenticated-orcid":false,"given":"Jakob","family":"Feldtkeller","sequence":"first","affiliation":[{"name":"Ruhr University Bochum, Bochum, Nordrhein-Westfalen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5443-626X","authenticated-orcid":false,"given":"Pascal","family":"Sasdrich","sequence":"additional","affiliation":[{"name":"Ruhr University Bochum, Bochum, Nordrhein-Westfalen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3293-4989","authenticated-orcid":false,"given":"Tim","family":"G\u00fcneysu","sequence":"additional","affiliation":[{"name":"Ruhr University Bochum, Bochum, Nordrhein-Westfalen, Germany and DFKI, Cyber-Physical Systems, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,4,19]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2948617"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96131-6"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203772"},{"key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"1691","DOI":"10.23919\/DATE.2017.7927266","volume-title":"Design, Automation Test in Europe Conference Exhibition (DATE), 2017","author":"Ardeshiricham A.","year":"2017","unstructured":"A. Ardeshiricham, W. Hu, J. Marxen, and R. Kastner. 2017. Register transfer level information flow tracking for provably secure hardware design. In Design, Automation Test in Europe Conference Exhibition (DATE), 2017. 1691\u20131696."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354246"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617841"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300264"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3124761"},{"key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1007\/978-3-540-24622-0_2","volume-title":"Verification, Model Checking, and Abstract Interpretation","author":"Barthe G.","year":"2004","unstructured":"G. Barthe, A. Basu, and T. Rezk. 2004. Security types preserving compilation. In Verification, Model Checking, and Abstract Interpretation. Springer Berlin, 2\u201315."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_15"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46800-5_18"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978427"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56620-7_19"},{"key":"e_1_3_1_15_2","first-page":"1","volume-title":"2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Becker A.","year":"2017","unstructured":"A. Becker, W. Hu, Y. Tai, P. Brisk, R. Kastner, and P. Ienne. 2017. Arbitrary precision and complexity tradeoffs for gate-level information flow tracking. In 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49896-5_22"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-56784-2_12"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-03329-3_12"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-45727-3_11"},{"key":"e_1_3_1_20_2","article-title":"IronMask: Versatile verification of masking security","volume":"2021","author":"Bela\u00efd S.","year":"2021","unstructured":"S. Bela\u00efd, D. Mercadier, M. Rivain, and A. R. Taleb. 2021. IronMask: Versatile verification of masking security. IACR Cryptol. ePrint Arch. 2021 (2021). http:\/\/eprint.iacr.org\/2021\/1671.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_21_2","unstructured":"D. J. Bernstein. 2005. Cache-timing attacks on AES. (2005)."},{"key":"e_1_3_1_22_2","first-page":"1","volume-title":"CSF 2019-32nd IEEE Computer Security Foundations Symposium","author":"Besson F.","year":"2019","unstructured":"F. Besson, A. Dang, and T. Jensen. 2019. Information-flow preservation in compiler optimisations. In CSF 2019-32nd IEEE Computer Security Foundations Symposium. IEEE, Hoboken, NJ, United States, 1\u201313. https:\/\/hal.inria.fr\/hal-02180303."},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/BFb0052259","volume-title":"Advances in Cryptology \u2014 CRYPTO\u201997","author":"Biham E.","year":"1997","unstructured":"E. Biham and A. Shamir. 1997. Differential fault analysis of secret key cryptosystems. In Advances in Cryptology \u2014 CRYPTO\u201997. Springer Berlin, Berlin, 513\u2013525."},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78375-8_11"},{"key":"e_1_3_1_25_2","first-page":"37","volume-title":"Advances in Cryptology \u2014 EUROCRYPT\u201997","author":"Boneh D.","year":"1997","unstructured":"D. Boneh, R. A. DeMillo, and R. J. Lipton. 1997. On the importance of checking cryptographic protocols for faults. In Advances in Cryptology \u2014 EUROCRYPT\u201997. Springer Berlin, Berlin, 37\u201351."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3488932.3517415"},{"key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/FDTC.2017.13","volume-title":"2017 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)","author":"Burchard J.","year":"2017","unstructured":"J. Burchard, M. Gay, A. M. Ekossono, J. Hor\u00e1\u010dek, B. Becker, T. Schubert, M. Kreuzer, and I. Polian. 2017. AutoFault: Towards automatic construction of algebraic fault attacks. In 2017 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). 65\u201372."},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.2001.959888"},{"key":"e_1_3_1_29_2","doi-asserted-by":"crossref","first-page":"520","DOI":"10.23919\/DATE48585.2020.9116295","volume-title":"2020 Design, Automation Test in Europe Conference Exhibition (DATE)","author":"Canetti R.","year":"2020","unstructured":"R. Canetti, M. van Dijk, H. Maleki, U. R\u00fchrmair, and P. Schaumont. 2020. Using universal composition to design and analyze secure complex hardware systems. In 2020 Design, Automation Test in Europe Conference Exhibition (DATE). 520\u2013525."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3022979"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2019.i2.162-198"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2971153"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.136-158"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-2008-0333"},{"key":"e_1_3_1_36_2","volume-title":"Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology","author":"Chinnery D.","unstructured":"D. Chinnery, L. Stok, D. Hathaway, and K. Keutzer. [n. d.]. Design FLow. In Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology, Luciano Lavagno, Igor L. Markov, Grant Martin, and Louis K. Scheffer (Eds.). CRC Press."},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-45727-3_12"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3337167.3337174"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-018-9284-1"},{"key":"e_1_3_1_40_2","first-page":"343","volume-title":"Computer Aided Verification","author":"Eldib H.","year":"2016","unstructured":"H. Eldib, M. Wu, and C. Wang. 2016. Synthesis of fault-attack countermeasures for cryptographic circuits. In Computer Aided Verification. Springer International Publishing, Cham, 343\u2013363."},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218572"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715004"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2018.i3.89-120"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70694-8_27"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.188-227"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560614"},{"key":"e_1_3_1_47_2","unstructured":"A. Ferraiuolo. 2017. Security results for SIRRTL a hardware description language for information flow security. (2017). https:\/\/ecommons.cornell.edu\/handle\/1813\/57673."},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243743"},{"key":"e_1_3_1_49_2","unstructured":"A. Fogh. 2016. Covert Shotgun: Automatically Finding SMT Covert Channels. https:\/\/cyber.wtf\/2016\/09\/27\/covert-shotgun\/."},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_21"},{"key":"e_1_3_1_51_2","first-page":"794","article-title":"Reverse engineering the micro-architectural leakage features of a commercial processor","author":"Gao S.","year":"2021","unstructured":"S. Gao, E. Oswald, and D. Page. 2021. Reverse engineering the micro-architectural leakage features of a commercial processor. IACR Cryptol. ePrint Arch. (2021), 794. https:\/\/eprint.iacr.org\/2021\/794.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_52_2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/FDTC.2019.00012","volume-title":"2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)","author":"Gay M.","year":"2019","unstructured":"M. Gay, T. Paxian, D. Upadhyaya, B. Becker, and I. Polian. 2019. Hardware-oriented algebraic fault attack framework with multiple fault injection support. In 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). 25\u201332."},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"e_1_3_1_54_2","first-page":"1411","volume-title":"28th USENIX Security Symposium (USENIX Security 19)","author":"Gleissenthall K. v.","year":"2019","unstructured":"K. v. Gleissenthall, R. G. K\u0131c\u0131, D. Stefan, and R. Jhala. 2019. IODINE: Verifying constant-time execution of hardware. In 28th USENIX Security Symposium (USENIX Security 19). USENIX Association, Santa Clara, CA, 1411\u20131428. https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/von-gleissenthall."},{"key":"e_1_3_1_55_2","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/SP.1982.10014","volume-title":"1982 IEEE Symposium on Security and Privacy","author":"Goguen J. A.","year":"1982","unstructured":"J. A. Goguen and J. Meseguer. 1982. Security policies and security models. In 1982 IEEE Symposium on Security and Privacy. 11."},{"key":"e_1_3_1_56_2","first-page":"115","volume-title":"NIST Non-Invasive Attack Testing Workshop","author":"Goodwill G.","year":"2011","unstructured":"G. Goodwill, B. Jun, J. Jaffe, and P. Rohatgi. 2011. A testing methodology for side-channel resistance validation. In NIST Non-Invasive Attack Testing Workshop, Vol. 7. 115\u2013136."},{"key":"e_1_3_1_57_2","article-title":"Private circuits with quasilinear randomness","volume":"2022","author":"Goyal V.","year":"2022","unstructured":"V. Goyal, Y. Ishai, and Y. Song. 2022. Private circuits with quasilinear randomness. IACR Cryptol. ePrint Arch. 2022 (2022). http:\/\/eprint.iacr.org\/2022\/250.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_58_2","volume-title":"27th Annual Network and Distributed System Security Symposium, NDSS 2020, San Diego, California, USA, February 23\u201326, 2020","author":"Gras B.","year":"2020","unstructured":"B. Gras, C. Giuffrida, M. Kurth, H. Bos, and K. Razavi. 2020. ABSynthe: Automatic blackbox side-channel synthesis on commodity microarchitectures. In 27th Annual Network and Distributed System Security Symposium, NDSS 2020, San Diego, California, USA, February 23\u201326, 2020. https:\/\/www.ndss-symposium.org\/ndss-paper\/absynthe-automatic-blackbox-side-channel-synthesis-on-commodity-microarchitectures\/."},{"key":"e_1_3_1_59_2","volume-title":"Software-based Microarchitectural Attacks","author":"Gruss D.","year":"2017","unstructured":"D. Gruss. 2017. Software-based Microarchitectural Attacks. Ph. D. Dissertation. Graz University of Technology. arxiv:1706.05973http:\/\/arxiv.org\/abs\/1706.05973."},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740840"},{"key":"e_1_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758600"},{"key":"e_1_3_1_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2016.12"},{"key":"e_1_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3047976"},{"key":"e_1_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1145\/2676548"},{"key":"e_1_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2120970"},{"key":"e_1_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2012.2189105"},{"key":"e_1_3_1_67_2","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7010004"},{"key":"e_1_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08302-5_15"},{"key":"e_1_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39206-1_49"},{"key":"e_1_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"e_1_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_1_72_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243415"},{"key":"e_1_3_1_73_2","volume-title":"Journal Des Sciences Militaires","author":"Kerckhoffs. A.","year":"1883","unstructured":"A. Kerckhoffs.1883. La cryptographie militaire. In Journal Des Sciences Militaires, Vol. 9."},{"key":"e_1_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342190"},{"key":"e_1_3_1_75_2","first-page":"1","volume-title":"2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Khanna P.","year":"2017","unstructured":"P. Khanna, C. Rebeiro, and A. Hazra. 2017. XFC: A framework for exploitable fault characterization in block ciphers. In 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_1_76_2","first-page":"1235","article-title":"Saidoyoki: Evaluating side-channel leakage in pre- and post-silicon setting","author":"Kiaei P.","year":"2021","unstructured":"P. Kiaei, Z. Liu, R. K. Eren, Y. Yao, and P. Schaumont. 2021. Saidoyoki: Evaluating side-channel leakage in pre- and post-silicon setting. IACR Cryptol. ePrint Arch. (2021), 1235. https:\/\/eprint.iacr.org\/2021\/1235.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_77_2","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530337"},{"key":"e_1_3_1_78_2","article-title":"Gate-level side-channel leakage assessment with architecture correlation analysis","volume":"2204","author":"Kiaei P.","year":"2022","unstructured":"P. Kiaei, Y. Yao, Z. Liu, N. Fern, C.-B. Breunesse, J. Van Woudenberg, K. Gillis, A. Dich, P. Grossmann, and P. Schaumont. 2022. Gate-level side-channel leakage assessment with architecture correlation analysis. CoRR abs\/2204.11972 (2022). arxiv:2204.11972. http:\/\/arxiv.org\/abs\/2204.11972.","journal-title":"CoRR"},{"key":"e_1_3_1_79_2","doi-asserted-by":"publisher","DOI":"10.5555\/AAI28148880"},{"key":"e_1_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_1_81_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116483"},{"key":"e_1_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3559362"},{"key":"e_1_3_1_83_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.589-629"},{"key":"e_1_3_1_84_2","volume-title":"Advances in Cryptology - ASIACRYPT 2020-26th International Conference on the Theory and Application of Cryptology and Information Security, Virtual, December 7\u201311, Proceedings","author":"Knichel D.","year":"2020","unstructured":"D. Knichel, P. Sasdrich, and A. Moradi. 2020. SILVER - statistical independence and leakage verification. In Advances in Cryptology - ASIACRYPT 2020-26th International Conference on the Theory and Application of Cryptology and Information Security, Virtual, December 7\u201311, Proceedings."},{"key":"e_1_3_1_85_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.323-344"},{"key":"e_1_3_1_86_2","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2204.09579"},{"key":"e_1_3_1_87_2","first-page":"1","volume-title":"2019 IEEE Symposium on Security and Privacy, SP 2019, San Francisco, CA, USA, May 19\u201323, 2019","author":"Kocher P.","year":"2019","unstructured":"P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. 2019. Spectre attacks: Exploiting speculative execution. In 2019 IEEE Symposium on Security and Privacy, SP 2019, San Francisco, CA, USA, May 19\u201323, 2019. 1\u201319."},{"key":"e_1_3_1_88_2","first-page":"104","volume-title":"Advances in Cryptology \u2014 CRYPTO\u201996","author":"Kocher P. C.","year":"1996","unstructured":"P. C. Kocher. 1996. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In Advances in Cryptology \u2014 CRYPTO\u201996. Springer Berlin, 104\u2013113."},{"key":"e_1_3_1_89_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_3_1_90_2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854458"},{"key":"e_1_3_1_91_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712551"},{"key":"e_1_3_1_92_2","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_1_93_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_1_94_2","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541947"},{"key":"e_1_3_1_95_2","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993512"},{"key":"e_1_3_1_96_2","first-page":"973","volume-title":"Proceedings of the 27th USENIX Conference on Security Symposium (SEC\u201918)","author":"Lipp M.","year":"2018","unstructured":"M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the 27th USENIX Conference on Security Symposium (SEC\u201918). USENIX Association, Berkeley, CA, USA, 973\u2013990. http:\/\/dl.acm.org\/citation.cfm?id=3277203.3277276."},{"key":"e_1_3_1_97_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530413"},{"key":"e_1_3_1_98_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.175-220"},{"key":"e_1_3_1_99_2","volume-title":"Handbook of Biological Statistics","author":"McDonald J. H.","year":"2014","unstructured":"J. H. McDonald. 2014. Handbook of Biological Statistics. Vol. 2. Sparky House Publishing, Baltimore."},{"key":"e_1_3_1_100_2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1955.tb03788.x"},{"key":"e_1_3_1_101_2","first-page":"1427","volume-title":"29th USENIX Security Symposium, USENIX Security 2020, August 12\u201314, 2020","author":"Moghimi D.","year":"2020","unstructured":"D. Moghimi, M. Lipp, B. Sunar, and M. Schwarz. 2020. Medusa: Microarchitectural data leakage via automated attack synthesis. In 29th USENIX Security Symposium, USENIX Security 2020, August 12\u201314, 2020. 1427\u20131444. https:\/\/www.usenix.org\/conference\/usenixsecurity20\/presentation\/moghimi-medusa."},{"key":"e_1_3_1_102_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.311-348"},{"key":"e_1_3_1_103_2","first-page":"1","volume-title":"2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Nahiyan A.","year":"2016","unstructured":"A. Nahiyan, K. Xiao, K. Yang, Y. Jin, D. Forte, and M. Tehranipoor. 2016. AVFSM: A framework for identifying and mitigating vulnerabilities in FSMs. In 2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_1_104_2","doi-asserted-by":"crossref","first-page":"1281","DOI":"10.7873\/DATE.2013.265","volume-title":"2013 Design, Automation Test in Europe Conference Exhibition (DATE)","author":"Oberg J.","year":"2013","unstructured":"J. Oberg, S. Meiklejohn, T. Sherwood, and R. Kastner. 2013. A practical testing framework for isolating hardware timing channels. In 2013 Design, Automation Test in Europe Conference Exhibition (DATE). 1281\u20131284."},{"key":"e_1_3_1_105_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331332"},{"key":"e_1_3_1_106_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753326"},{"key":"e_1_3_1_107_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834421"},{"key":"e_1_3_1_108_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3175067"},{"key":"e_1_3_1_109_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2019.05.005"},{"key":"e_1_3_1_110_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.02.001"},{"key":"e_1_3_1_111_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00024"},{"key":"e_1_3_1_112_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.03.003"},{"key":"e_1_3_1_113_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00097"},{"key":"e_1_3_1_114_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.255-284"},{"key":"e_1_3_1_115_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00029"},{"key":"e_1_3_1_116_2","article-title":"Revisiting fault adversary models - hardware faults in theory and practice","volume":"2021","author":"Richter-Brockmann J.","year":"2021","unstructured":"J. Richter-Brockmann, P. Sasdrich, and T. G\u00fcneysu. 2021. Revisiting fault adversary models - hardware faults in theory and practice. IACR Cryptol. ePrint Arch. 2021 (2021). https:\/\/eprint.iacr.org\/2021\/296.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_117_2","article-title":"FIVER \u2013 robust verification of countermeasures against fault injections","volume":"2021","author":"Richter-Brockmann J.","year":"2021","unstructured":"J. Richter-Brockmann, A. R. Shahmirzadi, P. Sasdrich, A. Moradi, and T. G\u00fcneysu. 2021. FIVER \u2013 robust verification of countermeasures against fault injections. IACR Cryptol. ePrint Arch. 2021 (2021). http:\/\/eprint.iacr.org\/2021\/936.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_118_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897629"},{"key":"e_1_3_1_119_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712539"},{"key":"e_1_3_1_120_2","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2018.i2.242-276"},{"key":"e_1_3_1_121_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53008-5_11"},{"key":"e_1_3_1_122_2","first-page":"258","volume-title":"Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020, London, UK, June 15\u201320, 2020","author":"Schuiki F.","year":"2020","unstructured":"F. Schuiki, A. Kurth, T. Grosser, and L. Benini. 2020. LLHD: A multi-level intermediate representation for hardware description languages. In Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020, London, UK, June 15\u201320, 2020. 258\u2013271."},{"key":"e_1_3_1_123_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2020.2993896"},{"key":"e_1_3_1_124_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218615"},{"key":"e_1_3_1_125_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358292"},{"key":"e_1_3_1_126_2","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(97)00002-3"},{"key":"e_1_3_1_127_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ITP.2019.27"},{"key":"e_1_3_1_128_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"e_1_3_1_129_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00596-1_21"},{"key":"e_1_3_1_130_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-012-0249-7"},{"key":"e_1_3_1_131_2","doi-asserted-by":"crossref","first-page":"310","DOI":"10.23919\/DATE48585.2020.9116380","volume-title":"2020 Design, Automation Test in Europe Conference Exhibition (DATE)","author":"Srivastava M.","year":"2020","unstructured":"M. Srivastava, P. SLPSK, I. Roy, C. Rebeiro, A. Hazra, and S. Bhunia. 2020. SOLOMON: An automated framework for detecting fault attack vulnerabilities in hardware. In 2020 Design, Automation Test in Europe Conference Exhibition (DATE). 310\u2013313."},{"key":"e_1_3_1_132_2","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0046-1"},{"key":"e_1_3_1_133_2","first-page":"1057","volume-title":"26th USENIX Security Symposium, USENIX Security 2017, Vancouver, BC, Canada, August 16\u201318, 2017","author":"Tang A.","year":"2017","unstructured":"A. Tang, S. Sethumadhavan, and S. J. Stolfo. 2017. CLKSCREW: Exposing the perils of security-oblivious energy management. In 26th USENIX Security Symposium, USENIX Security 2017, Vancouver, BC, Canada, August 16\u201318, 2017. 1057\u20131074. https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/tang."},{"key":"e_1_3_1_134_2","first-page":"189","volume-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA)","author":"Tiwari M.","year":"2011","unstructured":"M. Tiwari, J. K. Oberg, X. Li, J. Valamehr, T. Levin, B. Hardekopf, R. Kastner, F. T. Chong, and T. Sherwood. 2011. Crafting a usable microkernel, processor, and I\/O system with strict and provable information flow security. In 2011 38th Annual International Symposium on Computer Architecture (ISCA). 189\u2013199."},{"key":"e_1_3_1_135_2","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"e_1_3_1_136_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-81955-1_28"},{"key":"e_1_3_1_137_2","doi-asserted-by":"publisher","DOI":"10.1145\/3377555.3377897"},{"key":"e_1_3_1_138_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3063998"},{"key":"e_1_3_1_139_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-64837-4_28"},{"key":"e_1_3_1_140_2","article-title":"Osiris: Automated discovery of microarchitectural side channels","volume":"2106","author":"Weber D.","year":"2021","unstructured":"D. Weber, A. Ibrahim, H. Nemati, M. Schwarz, and C. Rossow. 2021. Osiris: Automated discovery of microarchitectural side channels. CoRR abs\/2106.03470 (2021). arxiv:2106.03470. http:\/\/arxiv.org\/abs\/2106.03470.","journal-title":"CoRR"},{"key":"e_1_3_1_141_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.226"},{"key":"e_1_3_1_142_2","article-title":"Pre-silicon architecture correlation analysis (PACA): Identifying and mitigating the source of side-channel leakage at gate-level","volume":"2021","author":"Yao Y.","year":"2021","unstructured":"Y. Yao, T. Tufan, T. Kathuria, B. Ege, U. Guler, and P. Schaumont. 2021. Pre-silicon architecture correlation analysis (PACA): Identifying and mitigating the source of side-channel leakage at gate-level. IACR Cryptol. ePrint Arch. 2021 (2021). https:\/\/eprint.iacr.org\/2021\/530.https:\/\/eprint.iacr.org\/2021\/530.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_1_143_2","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694372"},{"key":"e_1_3_1_144_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224317"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3576199","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3576199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:03Z","timestamp":1750183743000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3576199"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,19]]},"references-count":143,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,5,31]]}},"alternative-id":["10.1145\/3576199"],"URL":"https:\/\/doi.org\/10.1145\/3576199","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,19]]},"assertion":[{"value":"2022-06-27","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-11-30","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-04-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}