{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:09:07Z","timestamp":1750219747303,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T00:00:00Z","timestamp":1683590400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,5,9]]},"DOI":"10.1145\/3576914.3587496","type":"proceedings-article","created":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T22:48:26Z","timestamp":1683586106000},"page":"325-330","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["PASoC: A Predictable Accelerator-rich SoC"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5409-4661","authenticated-orcid":false,"given":"Susmita","family":"Tadepalli","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Waterloo, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3272-062X","authenticated-orcid":false,"given":"Zhuanhao","family":"Wu","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Waterloo, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2750-4471","authenticated-orcid":false,"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Waterloo, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,5,9]]},"reference":[{"volume-title":"Compute Express Link. Retrieved","year":"2023","unstructured":"2023. Compute Express Link. Retrieved February 3, 2023 from https:\/\/www.computeexpresslink.org\/","key":"e_1_3_2_1_1_1"},{"volume-title":"Cuda for Tegra. Retrieved","year":"2023","unstructured":"2023. Cuda for Tegra. Retrieved Feb 9, 2023 from https:\/\/docs.nvidia.com\/cuda\/cuda-for-tegra-appnote\/index.html","key":"e_1_3_2_1_2_1"},{"volume-title":"NVIDIA AGX Orin SoC. Retrieved","year":"2023","unstructured":"2023. NVIDIA AGX Orin SoC. Retrieved February 3, 2023 from https:\/\/www.nvidia.com\/en-us\/self-driving-cars\/drive-platform\/hardware\/","key":"e_1_3_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/ISCA.2018.00031"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/HOTCHIPS.2015.7477457"},{"key":"e_1_3_2_1_6_1","volume-title":"DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism. In 2011 International Conference on Parallel Architectures and Compilation Techniques. 155\u2013166","author":"Choi Byn","year":"2011","unstructured":"Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita\u00a0V. Adve, Vikram\u00a0S. Adve, Nicholas\u00a0P. Carter, and Ching-Tsun Chou. 2011. DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism. In 2011 International Conference on Parallel Architectures and Compilation Techniques. 155\u2013166."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/HCS49909.2020.9220557"},{"unstructured":"Sebastian Hahn and Jan Reineke. 2018. Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core. In RTSS.","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1455229.1455231"},{"key":"e_1_3_2_1_10_1","volume-title":"Predictable Cache Coherence for Multi-core Real-Time Systems. In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 235\u2013246","author":"Hassan Mohamed","year":"2017","unstructured":"Mohamed Hassan, Anirudh\u00a0M. Kaushik, and Hiren Patel. 2017. Predictable Cache Coherence for Multi-core Real-Time Systems. In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 235\u2013246."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1007\/s11241-019-09336-w"},{"key":"e_1_3_2_1_12_1","volume-title":"PISCOT: A Pipelined Split-Transaction COTS-Coherent Bus for Multi-Core Real-Time Systems. ACM Trans. Embed. Comput. Syst. (jul","author":"Hessien Salah","year":"2022","unstructured":"Salah Hessien and Mohamed Hassan. 2022. PISCOT: A Pipelined Split-Transaction COTS-Coherent Bus for Multi-Core Real-Time Systems. ACM Trans. Embed. Comput. Syst. (jul 2022)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TC.2020.3037747"},{"volume-title":"Agile SoC Development with Open ESP(ICCAD \u201920). ACM","author":"Paolo Mantovani","unstructured":"Paolo Mantovani 2020. Agile SoC Development with Open ESP(ICCAD \u201920). ACM, New York, NY, USA, Article 96, 9\u00a0pages.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","volume-title":"Time-Predictable Acceleration of Deep Neural Networks on FPGA SoC Platforms. In 2021 IEEE Real-Time Systems Symposium (RTSS). 441\u2013454","author":"Restuccia Francesco","year":"2021","unstructured":"Francesco Restuccia and Alessandro Biondi. 2021. Time-Predictable Acceleration of Deep Neural Networks on FPGA SoC Platforms. In 2021 IEEE Real-Time Systems Symposium (RTSS). 441\u2013454."},{"volume-title":"Research infrastructures for hardware accelerators","author":"Shao Yakun\u00a0Sophia","unstructured":"Yakun\u00a0Sophia Shao and David Brooks. 2015. Research infrastructures for hardware accelerators. Morgan & Claypool Publishers.","key":"e_1_3_2_1_16_1"},{"unstructured":"Ashley Stevens. 2011. Introduction to AMBA\u00ae 4 ACE\u2122 and big. LITTLE\u2122 Processing Technology.","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/3489517.3530614"},{"key":"e_1_3_2_1_19_1","volume-title":"Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Zuckerman Joseph","year":"2021","unstructured":"Joseph Zuckerman 2021. Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture (Virtual Event, Greece) (MICRO \u201921). ACM, New York, NY, USA, 350\u2013365."}],"event":{"sponsor":["SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"CPS-IoT Week '23","name":"CPS-IoT Week '23: Cyber-Physical Systems and Internet of Things Week 2023","location":"San Antonio TX USA"},"container-title":["Proceedings of Cyber-Physical Systems and Internet of Things Week 2023"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3576914.3587496","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3576914.3587496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:47Z","timestamp":1750178207000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3576914.3587496"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,9]]},"references-count":19,"alternative-id":["10.1145\/3576914.3587496","10.1145\/3576914"],"URL":"https:\/\/doi.org\/10.1145\/3576914.3587496","relation":{},"subject":[],"published":{"date-parts":[[2023,5,9]]},"assertion":[{"value":"2023-05-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}