{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T23:01:14Z","timestamp":1762642874075,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T00:00:00Z","timestamp":1683590400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2008799"],"award-info":[{"award-number":["CCF-2008799"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia","award":["UIDB\/00319\/2020 and 2020.04585.BD"],"award-info":[{"award-number":["UIDB\/00319\/2020 and 2020.04585.BD"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,5,9]]},"DOI":"10.1145\/3576914.3587513","type":"proceedings-article","created":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T22:48:26Z","timestamp":1683586106000},"page":"221-226","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Investigating and Mitigating Contention on Low-End Multi-Core Microcontrollers"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4119-8482","authenticated-orcid":false,"given":"Daniel","family":"Oliveira","sequence":"first","affiliation":[{"name":"Centro ALGORITMI, University of Minho, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0265-3577","authenticated-orcid":false,"given":"Weifan","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Boston University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4580-7484","authenticated-orcid":false,"given":"Sandro","family":"Pinto","sequence":"additional","affiliation":[{"name":"Centro ALGORITMI, University of Minho, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3558-5216","authenticated-orcid":false,"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Boston University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,5,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"angr. 2023. CFG Documentation. https:\/\/docs.angr.io\/built-in-analyses\/cfg"},{"volume-title":"Technical Report","author":"Arm\u00ae","key":"e_1_3_2_1_2_1","unstructured":"Arm. 2018. Arm\u00ae Musca-A. Technical Report. Arm Ltd."},{"key":"e_1_3_2_1_3_1","volume-title":"Bechtel and Heechul Yun","author":"G.","year":"2019","unstructured":"Michael\u00a0G. Bechtel and Heechul Yun. 2019. Denial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention. ArXiv CoRR (2019)."},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. NG-RES.","author":"Costa Diogo\u00a0Costa","year":"2023","unstructured":"Diogo\u00a0Costa Costa, Luca Cuomo, Daniel Oliveira, Ida Savino, Bruno Morelli, Jose Martins, Fabrizio Tronci, Alessandro Biasci, and Sandro Pinto. 2023. IRQ Coloring: Mitigating Interrupt-generated Interference on ARM Multicore Platforms. In Proc. NG-RES."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2869094"},{"key":"e_1_3_2_1_6_1","volume-title":"Mixed Criticality Systems\u2014A History of Misconceptions?IEEE Design & Test","author":"Ernst Rolf","year":"2016","unstructured":"Rolf Ernst and Marco Di\u00a0Natale. 2016. Mixed Criticality Systems\u2014A History of Misconceptions?IEEE Design & Test (2016)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00011"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. ECRTS.","author":"Gracioli Giovani","year":"2019","unstructured":"Giovani Gracioli, Rohan Tabish, Renato Mancuso, Reza Mirosanlou, Rodolfo Pellizzoni, and Marco Caccamo. 2019. Designing Mixed Criticality Applications on Modern Heterogeneous MPSoC Platforms. In Proc. ECRTS."},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. ECRTS.","author":"Hassan Mohamed","year":"2020","unstructured":"Mohamed Hassan and Rodolfo Pellizzoni. 2020. Analysis of Memory-Contention in Heterogeneous COTS MPSoCs. In Proc. ECRTS."},{"key":"e_1_3_2_1_10_1","unstructured":"Gideon Intrater. 2019. Execute in place (XiP): An external flash architecture ideal for the code and performance requirements of Edge Iot and ai. https:\/\/embeddedcomputing.com\/technology\/storage\/execute-in-place-xip-an-external-flash-architecture-ideal-for-the-code-and-performance-requirements-of-edge-iot-and-ai"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-6"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00009"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.14"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659799"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Claire Maiza Hamza Rihani Juan\u00a0M. Rivas Jo\u00ebl Goossens Sebastian Altmeyer and Robert\u00a0I. Davis. 2019. A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems. ACM Comput. Surv. (2019).","DOI":"10.1145\/3323212"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS58335.2023.00011"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. NG-RES.","author":"Martins Jos\u00e9","year":"2020","unstructured":"Jos\u00e9 Martins, Adriano Tavares, Marco Solieri, Marko Bertogna, and Sandro Pinto. 2020. Bao: A Lightweight Static Partitioning Hypervisor for Modern Multi-Core Embedded Systems. In Proc. NG-RES."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2018.8352429"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3534879.3534888"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"e_1_3_2_1_22_1","unstructured":"NXP. 2022. i.MX RT. https:\/\/www.nxp.com\/products\/processors-and-microcontrollers\/arm-microcontrollers\/i-mx-rt-crossover-mcus:IMX-RT-SERIES"},{"key":"e_1_3_2_1_23_1","volume-title":"The Future of Low-End Motes in the IoT: A Prospective Paper. Electronics","author":"Oliveira Daniel","year":"2020","unstructured":"Daniel Oliveira, Miguel Costa, Sandro Pinto, and Tiago Gomes. 2020. The Future of Low-End Motes in the IoT: A Prospective Paper. Electronics (2020)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2018.00012"},{"key":"e_1_3_2_1_25_1","unstructured":"David Patterson Jeremy Bennett Palmer Dabbelt Cesare Garlati G.\u00a0S. Madhusudan and Trevor Mudge. 2020. Embench. www.embench.org\/."},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. IEEE RTAS.","author":"Pinto Sandro","year":"2019","unstructured":"Sandro Pinto, Hugo Araujo, Daniel Oliveira, Jos\u00e9 Martins, and Adriano Tavares. 2019. Virtualization on TrustZone-Enabled MCUs? Voil\u00e0!. In Proc. IEEE RTAS."},{"key":"e_1_3_2_1_27_1","volume":"201","author":"Radojkovic Petar","unstructured":"Petar Radojkovic, Sylvain Girbal, Arnaud Grasset, Eduardo Qui\u00f1ones, Sami Yehia, and Francisco.\u00a0J. Cazorla. 2012. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. ACM Trans. Archit. Code Optim. (2012).","journal-title":"J. Cazorla."},{"key":"e_1_3_2_1_28_1","volume-title":"Accelerating RNN-based Speech Enhancement on a Multi-Core MCU with Mixed FP16-INT8 Post-Training Quantization. arXiv cs.SD","author":"Rusci Manuele","year":"2022","unstructured":"Manuele Rusci, Marco Fariselli, Martin Croome, Francesco Paci, and Eric Flamand. 2022. Accelerating RNN-based Speech Enhancement on a Multi-Core MCU with Mixed FP16-INT8 Post-Training Quantization. arXiv cs.SD (2022)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS54340.2022.00019"},{"key":"e_1_3_2_1_30_1","volume":"202","author":"Serrano-Cases Alejandro","unstructured":"Alejandro Serrano-Cases, Juan\u00a0M. Reina, Jaume Abella, Enrico Mezzetti, and Francisco\u00a0J. Cazorla. 2021. Leveraging Hardware QoS to Control Contention in the Xilinx Zynq UltraScale+ MPSoC. In Proc. ECRTS.","journal-title":"J. Cazorla."},{"key":"e_1_3_2_1_32_1","unstructured":"STMicroelectronics. 2020. STM32H72. https:\/\/blog.st.com\/stm32h723-stm32h733-stm32h725-stm32h735-stm32h730\/"},{"volume-title":"A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems","author":"Tabish Rohan","key":"e_1_3_2_1_33_1","unstructured":"Rohan Tabish, Renato Mancuso, Saud Wasly, Ahmed Alhammad, Sujit\u00a0S. Phatak, Rodolfo Pellizzoni, and Marco Caccamo. 2016. A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems. In IEEE RTAS."},{"key":"e_1_3_2_1_34_1","volume-title":"Timing Comparison of the Real-Time Operating Systems for Small Microcontrollers. Symmetry","author":"Ungurean Ioan","year":"2020","unstructured":"Ioan Ungurean. 2020. Timing Comparison of the Real-Time Operating Systems for Small Microcontrollers. Symmetry (2020)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833604"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_3_2_1_37_1","volume-title":"Proc. IEEE RTAS.","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In Proc. IEEE RTAS."},{"key":"e_1_3_2_1_38_1","volume-title":"Proc. IEEE RTAS","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui\u00a0Raymond Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. Proc. IEEE RTAS (2013)."}],"event":{"name":"CPS-IoT Week '23: Cyber-Physical Systems and Internet of Things Week 2023","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Antonio TX USA","acronym":"CPS-IoT Week '23"},"container-title":["Proceedings of Cyber-Physical Systems and Internet of Things Week 2023"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3576914.3587513","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3576914.3587513","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3576914.3587513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:47Z","timestamp":1750178207000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3576914.3587513"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,9]]},"references-count":37,"alternative-id":["10.1145\/3576914.3587513","10.1145\/3576914"],"URL":"https:\/\/doi.org\/10.1145\/3576914.3587513","relation":{},"subject":[],"published":{"date-parts":[[2023,5,9]]},"assertion":[{"value":"2023-05-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}