{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:35:44Z","timestamp":1777106144153,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":89,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T00:00:00Z","timestamp":1687305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NSF","award":["CCF-1822949"],"award-info":[{"award-number":["CCF-1822949"]}]},{"name":"DARPA","award":["FA8650-18-2-7862"],"award-info":[{"award-number":["FA8650-18-2-7862"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,21]]},"DOI":"10.1145\/3577193.3593702","type":"proceedings-article","created":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T18:47:05Z","timestamp":1687286825000},"page":"410-422","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Seizing the Bandwidth Scaling of On-Package Interconnect in a Post-Moore's Law World"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9313-3085","authenticated-orcid":false,"given":"Grigory","family":"Chirkov","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, New Jersey, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6337-5630","authenticated-orcid":false,"given":"David","family":"Wentzlaff","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, New Jersey, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,6,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2020. Google Cloud TPU Website. https:\/\/cloud.google.com\/tpu.  2020. Google Cloud TPU Website. https:\/\/cloud.google.com\/tpu."},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture (HPCA '96)","author":"Anderson Craig","unstructured":"Craig Anderson and Anna R. Karlin . 1996. Two Adaptive Hybrid Cache Coherency Protocols . In Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture (HPCA '96) . IEEE Computer Society, USA, 303. Craig Anderson and Anna R. Karlin. 1996. Two Adaptive Hybrid Cache Coherency Protocols. In Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture (HPCA '96). IEEE Computer Society, USA, 303."},{"key":"e_1_3_2_1_3_1","unstructured":"Ian Cutress Anton Shilov. 2018. GlobalFoundries Stops All 7nm Development: Opts To Focus on Specialized Processes. https:\/\/www.anandtech.com\/show\/13277\/globalfoundries-stops-all-7nm-development.  Ian Cutress Anton Shilov. 2018. GlobalFoundries Stops All 7nm Development: Opts To Focus on Specialized Processes. https:\/\/www.anandtech.com\/show\/13277\/globalfoundries-stops-all-7nm-development."},{"key":"e_1_3_2_1_4_1","unstructured":"Apple. 2022. Apple unveils M1 Ultra the world's most powerful chip for a personal computer. https:\/\/www.apple.com\/newsroom\/2022\/03\/apple-unveils-m1-ultra-the-worlds-most-powerful-chip-for-a-personal-computer.  Apple. 2022. Apple unveils M1 Ultra the world's most powerful chip for a personal computer. https:\/\/www.apple.com\/newsroom\/2022\/03\/apple-unveils-m1-ultra-the-worlds-most-powerful-chip-for-a-personal-computer."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/6513.6514"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080231"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/36206.36185"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09766-4_133"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997706"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378479"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872414"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898527"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542360"},{"key":"e_1_3_2_1_14_1","volume-title":"Sapphire Rapids. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society","author":"Biswas Arijit","year":"2021","unstructured":"Arijit Biswas . 2021 . Sapphire Rapids. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society , Los Alamitos, CA, USA. Arijit Biswas. 2021. Sapphire Rapids. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, Los Alamitos, CA, USA."},{"key":"e_1_3_2_1_15_1","volume-title":"Ponte Vecchio. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society","author":"Blythe David","year":"2021","unstructured":"David Blythe . 2021 . Ponte Vecchio. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society , Los Alamitos, CA, USA. David Blythe. 2021. Ponte Vecchio. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, Los Alamitos, CA, USA."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00037"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776484"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00052"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5215354"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575753"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165146"},{"key":"e_1_3_2_1_24_1","volume-title":"AMD 3rd Gen EPYC Milan Review: A Peak vs Per Core Performance Balance. https:\/\/www.anandtech.com\/show\/16529\/amd-epyc-milan-review","author":"Cutress Ian","unstructured":"Ian Cutress and Andrei Frumusanu . 2021. AMD 3rd Gen EPYC Milan Review: A Peak vs Per Core Performance Balance. https:\/\/www.anandtech.com\/show\/16529\/amd-epyc-milan-review . Ian Cutress and Andrei Frumusanu. 2021. AMD 3rd Gen EPYC Milan Review: A Peak vs Per Core Performance Balance. https:\/\/www.anandtech.com\/show\/16529\/amd-epyc-milan-review."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223998"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.175"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597664"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357564"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844467"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0164"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-739X(94)00067-O"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870257"},{"key":"e_1_3_2_1_33_1","unstructured":"Ted Greenwald. 2018. Intel's Chip Stumble Is Letting Rivals Pull Ahead. https:\/\/www.wsj.com\/articles\/intels-chip-stumble-is-letting-rivals-pull-ahead-1529845200.  Ted Greenwald. 2018. Intel's Chip Stumble Is Letting Rivals Pull Ahead. https:\/\/www.wsj.com\/articles\/intels-chip-stumble-is-letting-rivals-pull-ahead-1529845200."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"e_1_3_2_1_35_1","volume-title":"The 4th Workshop on Systems for Future Multicore Architectures, http:\/\/sfma14","author":"Itzhak Oved","year":"2014","unstructured":"Oved Itzhak , Idit Keidar , Avinoam Kolodny , and Uri C Weiser . 2014 . Performance scalability and dynamic behavior of Parsec benchmarks on many-core processors . In The 4th Workshop on Systems for Future Multicore Architectures, http:\/\/sfma14 .cs.washington.edu\/ (accessed June 15, 2015). Citeseer. Oved Itzhak, Idit Keidar, Avinoam Kolodny, and Uri C Weiser. 2014. Performance scalability and dynamic behavior of Parsec benchmarks on many-core processors. In The 4th Workshop on Systems for Future Multicore Architectures, http:\/\/sfma14.cs.washington.edu\/ (accessed June 15, 2015). Citeseer."},{"key":"e_1_3_2_1_36_1","volume-title":"Real-time AI for Enterprise Workloads: the IBM Telum Processor. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society","author":"Jacobi Christian","year":"2021","unstructured":"Christian Jacobi . 2021 . Real-time AI for Enterprise Workloads: the IBM Telum Processor. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society , Los Alamitos, CA, USA. Christian Jacobi. 2021. Real-time AI for Enterprise Workloads: the IBM Telum Processor. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, Los Alamitos, CA, USA."},{"key":"e_1_3_2_1_37_1","unstructured":"JEDEC. 2023. JEDEC Standards. https:\/\/www.jedec.org\/category\/technology-focus-area\/main-memory-ddr3-ddr4-sdram.  JEDEC. 2023. JEDEC Standards. https:\/\/www.jedec.org\/category\/technology-focus-area\/main-memory-ddr3-ddr4-sdram."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271057"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2012.34"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.217"},{"key":"e_1_3_2_1_42_1","unstructured":"David Kehlet et al. 2017. Accelerating innovation through a standard chiplet interface: The advanced interface bus (AIB). Intel White Paper (2017).  David Kehlet et al. 2017. Accelerating innovation through a standard chiplet interface: The advanced interface bus (AIB). Intel White Paper (2017)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0005-9"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00030"},{"key":"e_1_3_2_1_45_1","unstructured":"Kevin Krewell. 2019. NVIDIA Is A Data Center Company Now. https:\/\/www.forbes.com\/sites\/tiriasresearch\/2019\/03\/29\/nvidia-is-a-data-center-company-now.  Kevin Krewell. 2019. NVIDIA Is A Data Center Company Now. https:\/\/www.forbes.com\/sites\/tiriasresearch\/2019\/03\/29\/nvidia-is-a-data-center-company-now."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070989"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439294"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778161"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936211"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818951"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"e_1_3_2_1_55_1","volume-title":"Intel 10nm Sapphire Rapids Xeon Scalable Family With DDR5 and PCIe 5.0 Coming","author":"Mujtaba Hassan","year":"2021","unstructured":"Hassan Mujtaba . 2020. Intel 10nm Sapphire Rapids Xeon Scalable Family With DDR5 and PCIe 5.0 Coming 2021 , Will Compete Against AMD's EPYC Genoa 'Zen 4' Server Chips . https:\/\/wccftech.com\/intel-10nm-sapphire-rapids-xeon-scalable-family-amd-epyc-genoa-5nm-2021-launch\/. Hassan Mujtaba. 2020. Intel 10nm Sapphire Rapids Xeon Scalable Family With DDR5 and PCIe 5.0 Coming 2021, Will Compete Against AMD's EPYC Genoa 'Zen 4' Server Chips. https:\/\/wccftech.com\/intel-10nm-sapphire-rapids-xeon-scalable-family-amd-epyc-genoa-5nm-2021-launch\/."},{"key":"e_1_3_2_1_56_1","unstructured":"Hassan Mujtaba. 2020. Intel Unveils 3rd Gen Ice Lake-SP Xeon CPU Family: 10nm+ Sunny Cove Cores New Instructions 28 Core Chip Showcased. https:\/\/wccftech.com\/intel-unveils-ice-lake-sp-xeon-cpu-family-10nm-sunny-cove-cores-28-core-die.  Hassan Mujtaba. 2020. Intel Unveils 3rd Gen Ice Lake-SP Xeon CPU Family: 10nm+ Sunny Cove Cores New Instructions 28 Core Chip Showcased. https:\/\/wccftech.com\/intel-unveils-ice-lake-sp-xeon-cpu-family-10nm-sunny-cove-cores-28-core-die."},{"key":"e_1_3_2_1_57_1","unstructured":"Hassan Mujtaba. 2021. AMD EPYC Genoa CPU Platform Detailed - Up To 96 Zen 4 Cores 192 Threads 12-Channel DDR5-5200 128 PCIe Gen 5 Lanes SP5 'LGA 6096' Socket. https:\/\/wccftech.com\/amd-epyc-genoa-cpu-platform-detailed-up-to-96-zen-4-cores-12-channel-ddr5-5200-sp5-lga-6096-socket.  Hassan Mujtaba. 2021. AMD EPYC Genoa CPU Platform Detailed - Up To 96 Zen 4 Cores 192 Threads 12-Channel DDR5-5200 128 PCIe Gen 5 Lanes SP5 'LGA 6096' Socket. https:\/\/wccftech.com\/amd-epyc-genoa-cpu-platform-detailed-up-to-96-zen-4-cores-12-channel-ddr5-5200-sp5-lga-6096-socket."},{"key":"e_1_3_2_1_58_1","first-page":"45","article-title":"Introducing the graph 500","volume":"19","author":"Murphy Richard C","year":"2010","unstructured":"Richard C Murphy , Kyle B Wheeler , Brian W Barrett , and James A Ang . 2010 . Introducing the graph 500 . Cray Users Group (CUG) 19 (2010), 45 -- 74 . Richard C Murphy, Kyle B Wheeler, Brian W Barrett, and James A Ang. 2010. Introducing the graph 500. Cray Users Group (CUG) 19 (2010), 45--74.","journal-title":"Cray Users Group (CUG)"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/646423.692095"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527400"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071089"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"e_1_3_2_1_66_1","volume-title":"2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society","author":"Ravi Mahajan Sandeep Sane","year":"2021","unstructured":"Sandeep Sane Ravi Mahajan . 2021 . Advanced Packaging Technologies for Heterogeneous Integration (HI) . In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society , Los Alamitos, CA, USA. Sandeep Sane Ravi Mahajan. 2021. Advanced Packaging Technologies for Heterogeneous Integration (HI). In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, Los Alamitos, CA, USA."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501197"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-17227-5_22"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056032"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00061"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00033"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3561102"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.661241"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1364\/NFOEC.2011.PDPA2"},{"key":"e_1_3_2_1_75_1","unstructured":"Debendra Das Sharma. 2020. What's the Difference Going from PCIe 3.0 to PCIe 6.0? https:\/\/www.electronicdesign.com\/industrial-automation\/article\/21136215\/whats-the-difference-going-from-pcie-30-to-pcie-60.  Debendra Das Sharma. 2020. What's the Difference Going from PCIe 3.0 to PCIe 6.0? https:\/\/www.electronicdesign.com\/industrial-automation\/article\/21136215\/whats-the-difference-going-from-pcie-30-to-pcie-60."},{"key":"e_1_3_2_1_76_1","unstructured":"Ryan Smith. 2021. AMD Announces Instinct MI200 Accelerator Family: Taking Servers to Exascale and Beyond. https:\/\/www.anandtech.com\/show\/17054\/amd-announces-instinct-mi200-accelerator-family-cdna2-exacale-servers.  Ryan Smith. 2021. AMD Announces Instinct MI200 Accelerator Family: Taking Servers to Exascale and Beyond. https:\/\/www.anandtech.com\/show\/17054\/amd-announces-instinct-mi200-accelerator-family-cdna2-exacale-servers."},{"key":"e_1_3_2_1_77_1","volume-title":"Proc. of the Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD).","author":"Southern Gabriel","year":"2015","unstructured":"Gabriel Southern and Jose Renau . 2015 . Deconstructing PARSEC scalability . In Proc. of the Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD). Gabriel Southern and Jose Renau. 2015. Deconstructing PARSEC scalability. In Proc. of the Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD)."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.55497"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00038"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446758"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1520-684X(199702)28:2"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/36177.36199"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00039"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306535"},{"key":"e_1_3_2_1_85_1","volume-title":"2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society","author":"Yu Douglas","year":"2021","unstructured":"Douglas Yu . 2021 . TSMC Packaging Technologies for Chiplets and 3D . In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society , Los Alamitos, CA, USA. Douglas Yu. 2021. TSMC Packaging Technologies for Chiplets and 3D. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, Los Alamitos, CA, USA."},{"key":"e_1_3_2_1_86_1","unstructured":"Meghan Zea. 2019. PCI-SIG\u00ae Achieves 32GT\/s with New PCI Express\u00ae 5.0 Specification. https:\/\/www.businesswire.com\/news\/home\/20190529005766\/en\/PCI-SIG%C2%AE-Achieves-32GTs-New-PCI-Express%C2%AE-5.0.  Meghan Zea. 2019. PCI-SIG\u00ae Achieves 32GT\/s with New PCI Express\u00ae 5.0 Specification. https:\/\/www.businesswire.com\/news\/home\/20190529005766\/en\/PCI-SIG%C2%AE-Achieves-32GTs-New-PCI-Express%C2%AE-5.0."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3053277.3053279"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00040"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00024"}],"event":{"name":"ICS '23: 37th International Conference on Supercomputing","location":"Orlando FL USA","acronym":"ICS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 37th International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3577193.3593702","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3577193.3593702","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:47:31Z","timestamp":1750178851000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3577193.3593702"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,21]]},"references-count":89,"alternative-id":["10.1145\/3577193.3593702","10.1145\/3577193"],"URL":"https:\/\/doi.org\/10.1145\/3577193.3593702","relation":{},"subject":[],"published":{"date-parts":[[2023,6,21]]},"assertion":[{"value":"2023-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}