{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T03:53:32Z","timestamp":1780372412988,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T00:00:00Z","timestamp":1677456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc\/4.0\/"}],"funder":[{"name":"MEXT, JST"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,2,27]]},"DOI":"10.1145\/3578178.3579341","type":"proceedings-article","created":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T17:19:05Z","timestamp":1676049545000},"page":"140-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["ESSPER: Elastic and Scalable FPGA-Cluster System for High-Performance Reconfigurable Computing with Supercomputer Fugaku"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6681-4192","authenticated-orcid":false,"given":"Kentaro","family":"Sano","sequence":"first","affiliation":[{"name":"Center for Computational Science, RIKEN, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5439-4357","authenticated-orcid":false,"given":"Atsushi","family":"Koshiba","sequence":"additional","affiliation":[{"name":"Center for Computational Science, RIKEN, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9409-0913","authenticated-orcid":false,"given":"Takaaki","family":"Miyajima","sequence":"additional","affiliation":[{"name":"Center for Computational Science, RIKEN, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0228-0566","authenticated-orcid":false,"given":"Tomohiro","family":"Ueno","sequence":"additional","affiliation":[{"name":"Center for Computational Science, RIKEN, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2017.13"},{"key":"e_1_3_2_1_2_1","unstructured":"Inc. Amazon Web\u00a0Services. [n. d.]. Amazon EC2 F1 Instance. https:\/\/aws.amazon.com\/jp\/ec2\/instance-types\/f1\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Jeff Barr. [n. d.]. AWS News Blog - Developer Preview - EC2 Instances (F1) with Programmable Hardware. https:\/\/aws.amazon.com\/jp\/blogs\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","unstructured":"A.\u00a0M. Caulfield E.\u00a0S. Chung A. Putnam H. Angepat J. Fowers M. Haselman S. Heil M. Humphrey P. Kaur J. Kim D. Lo T. Massengill K. Ovtcharov M. Papamichael L. Woods S. Lanka D. Chiou and D. Burger. 2016. A cloud-scale acceleration architecture. (2016) 1\u201313. https:\/\/doi.org\/10.1109\/MICRO.2016.7783710","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"Jeffrey Chromczak Mark Wheeler Charles Chiasson Dana How Martin Langhammer Tim Vanderhoek Grace Zgheib and Ilya Ganusov. 2020. Architectural Enhancements in Intel\u00ae Agilex\u2122 FPGAs. (2020) 140\u2013149. https:\/\/doi.org\/10.1145\/3373087.3375308","DOI":"10.1145\/3373087.3375308"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761639"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel cooperation. 2023. Intel Open FPGA Stack. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/platforms\/pac\/open-fpga-stack.html"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel cooperation. 2023. Open Programmable Acceleration Engine - Documentation. https:\/\/opae.github.io\/"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel cooperation. 2023. Serial Lite III Streaming Intel FPGA IP User Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683330\/21-3-19-3-0\/quick-reference.html"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","unstructured":"David Lewis Gordon Chiu Jeffrey Chromczak David Galloway Ben Gamsa Valavan Manohararajah Ian Milton Tim Vanderhoek and John Van\u00a0Dyken. 2016. The Stratix 10 Highly Pipelined FPGA Architecture. (2016) 159\u2013168. https:\/\/doi.org\/10.1145\/2847263.2847267","DOI":"10.1145\/2847263.2847267"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337801.3337808"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_24"},{"key":"e_1_3_2_1_14_1","unstructured":"Paderborn University. 2020. FPGA Cluster Noctua. https:\/\/www.microsoft.com\/en-us\/research\/project\/project-catapult\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","unstructured":"Kentaro Sano Atsushi Koshiba Takaaki Miyajima and Tomohiro Ueno. 2022. ESSPER: Elastic and Scalable System for High-Performance Reconfigurable Computing with Software-bridged APIs. In 2022 International Conference on Field-Programmable Technology (ICFPT). 1\u20131 (poster paper). https:\/\/doi.org\/10.1109\/ICFPT56656.2022.9974312","DOI":"10.1109\/ICFPT56656.2022.9974312"},{"key":"e_1_3_2_1_17_1","unstructured":"Mitsuhisa Sato Yutaka Ishikawa Hirofumi Tomita Yuetsu Kodama Tetsuya Odajima Miwako Tsuji Hisashi Yashiro Masaki Aoki Naoyuki Shida Ikuo Miyoshi Kouichi Hirai Atsushi Furuya Akira Asato Kuniki Morita and Toshiyuki Shimizu. 2020. Co-Design for A64FX Manycore Processor and \u201cFugaku\u201d. 15\u00a0pages."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2877290"},{"key":"e_1_3_2_1_19_1","unstructured":"[19] The Top500 List.[n. d.]. http:\/\/www.top500.org."},{"key":"e_1_3_2_1_20_1","unstructured":"University of Tsukuba. 2020. Supercomputer Cygnus. https:\/\/www.ccs.tsukuba.ac.jp\/wp-content\/uploads\/sites\/14\/2018\/12\/ About-Cygnus.pdf."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"S.\u00a0K. Venkataramanaiah H.\u00a0S. Suh S. Yin E. Nurvitadhi A. Dasu Y. Cao and J.\u00a0S. Seo. 2020. FPGA-based Low-Batch Training Accelerator for Modern CNNs Featuring High Bandwidth Memory. (2020) 1\u20138.","DOI":"10.1145\/3400302.3415643"}],"event":{"name":"HPC ASIA 2023: International Conference on High Performance Computing in Asia-Pacific Region","location":"Singapore Singapore","acronym":"HPC ASIA 2023"},"container-title":["Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3578178.3579341","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3578178.3579341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:20Z","timestamp":1750182560000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3578178.3579341"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,27]]},"references-count":21,"alternative-id":["10.1145\/3578178.3579341","10.1145\/3578178"],"URL":"https:\/\/doi.org\/10.1145\/3578178.3579341","relation":{},"subject":[],"published":{"date-parts":[[2023,2,27]]},"assertion":[{"value":"2023-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}