{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:03Z","timestamp":1750219983384,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T00:00:00Z","timestamp":1673913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"funder":[{"name":"Wallenberg Academy Fellows Program","award":["2015.0153"],"award-info":[{"award-number":["2015.0153"]}]},{"name":"UPPMAX","award":["2021\/23-626"],"award-info":[{"award-number":["2021\/23-626"]}]},{"name":"Swedish Research Council","award":["2018-05973"],"award-info":[{"award-number":["2018-05973"]}]},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["715283"],"award-info":[{"award-number":["715283"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Swedish National Infrastructure for Computing","award":["2021\/22-435"],"award-info":[{"award-number":["2021\/22-435"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,17]]},"DOI":"10.1145\/3579170.3579256","type":"proceedings-article","created":{"date-parts":[[2023,4,13]],"date-time":"2023-04-13T16:35:54Z","timestamp":1681403754000},"page":"39-47","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Faster Functional Warming with Cache Merging"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7833-4412","authenticated-orcid":false,"given":"Gustaf","family":"Borgstr\u00f6m","sequence":"first","affiliation":[{"name":"Department of Information Technology, Uppsala University, Sweden"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1527-734X","authenticated-orcid":false,"given":"Christian","family":"Rohner","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Uppsala University, Sweden"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5375-4058","authenticated-orcid":false,"given":"David","family":"Black-Schaffer","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Uppsala University, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2023,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Adaptive cache warming for faster simulations","author":"Borgstr\u00f6m Gustaf","key":"e_1_3_2_1_2_1","unstructured":"Gustaf Borgstr\u00f6m , Andreas Sembrant , and David Black-Schaffer . 2017. Adaptive cache warming for faster simulations . ACM Press . http:\/\/urn.kb.se\/resolve?urn=urn:nbn:se:uu:diva-310625 Gustaf Borgstr\u00f6m, Andreas Sembrant, and David Black-Schaffer. 2017. Adaptive cache warming for faster simulations. ACM Press. http:\/\/urn.kb.se\/resolve?urn=urn:nbn:se:uu:diva-310625"},{"key":"e_1_3_2_1_3_1","first-page":"5","article-title":"Yet shorter warmup by combining no-state-loss and MRRL for sampled LRU cache simulation","volume":"79","author":"Eeckhout Lieven","year":"2006","unstructured":"Lieven Eeckhout and Koen De\u00a0Bosschere . 2006 . Yet shorter warmup by combining no-state-loss and MRRL for sampled LRU cache simulation . Journal of Systems and Software 79 , 5 (May 2006), 645\u2013652. https:\/\/doi.org\/10.1016\/j.jss.2005.06.016 10.1016\/j.jss.2005.06.016 Lieven Eeckhout and Koen De\u00a0Bosschere. 2006. Yet shorter warmup by combining no-state-loss and MRRL for sampled LRU cache simulation. Journal of Systems and Software 79, 5 (May 2006), 645\u2013652. https:\/\/doi.org\/10.1016\/j.jss.2005.06.016","journal-title":"Journal of Systems and Software"},{"key":"e_1_3_2_1_4_1","first-page":"4","article-title":"BLRL","volume":"48","author":"Eeckhout Lieven","year":"2005","unstructured":"Lieven Eeckhout , Yue Luo , Koen\u00a0De Bosschere , and Lizy\u00a0 K. John . 2005 . BLRL : Accurate and Efficient Warmup for Sampled Processor Simulation. Comput. J. 48 , 4 (Jan. 2005), 451\u2013459. https:\/\/doi.org\/10.1093\/comjnl\/bxh103 10.1093\/comjnl Lieven Eeckhout, Yue Luo, Koen\u00a0De Bosschere, and Lizy\u00a0K. John. 2005. BLRL: Accurate and Efficient Warmup for Sampled Processor Simulation. Comput. J. 48, 4 (Jan. 2005), 451\u2013459. https:\/\/doi.org\/10.1093\/comjnl\/bxh103","journal-title":"Accurate and Efficient Warmup for Sampled Processor Simulation. Comput. J."},{"key":"e_1_3_2_1_5_1","volume-title":"2007 IEEE International Symposium on Performance Analysis of Systems Software. 72\u201383","author":"Falcon A.","year":"2007","unstructured":"A. Falcon , P. Faraboschi , and D. Ortega . 2007. Combining Simulation and Virtualization through Dynamic Sampling . In 2007 IEEE International Symposium on Performance Analysis of Systems Software. 72\u201383 . https:\/\/doi.org\/10.1109\/ISPASS. 2007 .363738 10.1109\/ISPASS.2007.363738 A. Falcon, P. Faraboschi, and D. Ortega. 2007. Combining Simulation and Virtualization through Dynamic Sampling. In 2007 IEEE International Symposium on Performance Analysis of Systems Software. 72\u201383. https:\/\/doi.org\/10.1109\/ISPASS.2007.363738"},{"volume-title":"Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS).","author":"Haskins W.","key":"e_1_3_2_1_6_1","unstructured":"J.\u00a0 W. Haskins and K. Skadron . 2003. Memory Reference Reuse Latency: Accelerated Warmup for Sampled Microarchitecture Simulation . In Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS). J.\u00a0W. Haskins and K. Skadron. 2003. Memory Reference Reuse Latency: Accelerated Warmup for Sampled Microarchitecture Simulation. In Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_2_1_9_1","first-page":"5","article-title":"SMA: A Self-Monitored Adaptive Cache Warm-Up Scheme for Microprocessor Simulation","volume":"33","author":"Luo Yue","year":"2005","unstructured":"Yue Luo , Lizy\u00a0 K. John , and Lieven Eeckhout . 2005 . SMA: A Self-Monitored Adaptive Cache Warm-Up Scheme for Microprocessor Simulation . International Journal of Parallel Programming 33 , 5 (Oct 2005), 561\u2013581. https:\/\/doi.org\/10.1007\/s10766-005-7305-9 10.1007\/s10766-005-7305-9 Yue Luo, Lizy\u00a0K. John, and Lieven Eeckhout. 2005. SMA: A Self-Monitored Adaptive Cache Warm-Up Scheme for Microprocessor Simulation. International Journal of Parallel Programming 33, 5 (Oct 2005), 561\u2013581. https:\/\/doi.org\/10.1007\/s10766-005-7305-9","journal-title":"International Journal of Parallel Programming"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 1037\u20131049","author":"Nikoleris Nikos","year":"2019","unstructured":"Nikos Nikoleris , Lieven Eeckhout , Erik Hagersten , and Trevor\u00a0 E Carlson . 2019 . Directed statistical warming through time traveling . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 1037\u20131049 . Nikos Nikoleris, Lieven Eeckhout, Erik Hagersten, and Trevor\u00a0E Carlson. 2019. Directed statistical warming through time traveling. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 1037\u20131049."},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. International Symposium on Workload Characterization (IISWC).","author":"Sandberg Andreas","year":"2015","unstructured":"Andreas Sandberg , Nikos Nikoleris , Trevor\u00a0 E. Carlson , Erik Hagersten , Stefanos Kaxiras , and David Black-Schaffer . 2015 . Full Speed Ahead: Detailed Architectural Simulation at Near-Native Speed . In Proc. International Symposium on Workload Characterization (IISWC). Andreas Sandberg, Nikos Nikoleris, Trevor\u00a0E. Carlson, Erik Hagersten, Stefanos Kaxiras, and David Black-Schaffer. 2015. Full Speed Ahead: Detailed Architectural Simulation at Near-Native Speed. In Proc. International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"volume-title":"High-performance computer architecture","author":"Stone S","key":"e_1_3_2_1_13_1","unstructured":"Harold\u00a0 S Stone . 1990. High-performance computer architecture . Addison-Wesley Longman Publishing Co., Inc. Harold\u00a0S Stone. 1990. High-performance computer architecture. Addison-Wesley Longman Publishing Co., Inc."},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 39th annual Symposium on Simulation. IEEE Computer Society, 168\u2013177","author":"Van\u00a0Ertvelde Luk","year":"2006","unstructured":"Luk Van\u00a0Ertvelde , Filip Hellebaut , Lieven Eeckhout , and Koen De\u00a0Bosschere . 2006 . Nsl-blrl: Efficient cachewarmup for sampled processor simulation . In Proceedings of the 39th annual Symposium on Simulation. IEEE Computer Society, 168\u2013177 . Luk Van\u00a0Ertvelde, Filip Hellebaut, Lieven Eeckhout, and Koen De\u00a0Bosschere. 2006. Nsl-blrl: Efficient cachewarmup for sampled processor simulation. In Proceedings of the 39th annual Symposium on Simulation. IEEE Computer Society, 168\u2013177."},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. International Symposium on Computer Architecture (ISCA).","author":"Wunderlich E.","year":"2003","unstructured":"R.\u00a0 E. Wunderlich , T.\u00a0 F. Wenisch , B. Falsafi , and J.\u00a0 C. Hoe . 2003 . SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling . In Proc. International Symposium on Computer Architecture (ISCA). R.\u00a0E. Wunderlich, T.\u00a0F. Wenisch, B. Falsafi, and J.\u00a0C. Hoe. 2003. SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling. In Proc. International Symposium on Computer Architecture (ISCA)."}],"event":{"name":"DroneSE and RAPIDO 2023: System Engineering for constrained embedded systems","acronym":"DroneSE and RAPIDO 2023","location":"Toulouse France"},"container-title":["DroneSE and RAPIDO: System Engineering for constrained embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579256","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3579170.3579256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:27Z","timestamp":1750182567000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579256"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,17]]},"references-count":15,"alternative-id":["10.1145\/3579170.3579256","10.1145\/3579170"],"URL":"https:\/\/doi.org\/10.1145\/3579170.3579256","relation":{},"subject":[],"published":{"date-parts":[[2023,1,17]]},"assertion":[{"value":"2023-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}