{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:04Z","timestamp":1750219984627,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T00:00:00Z","timestamp":1673913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Bayrisches Staatsministerium f\u00fcr Wirtschaft und Medien, Energie und Technologie (StMWI)","award":["IUK-1805-0006"],"award-info":[{"award-number":["IUK-1805-0006"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,17]]},"DOI":"10.1145\/3579170.3579257","type":"proceedings-article","created":{"date-parts":[[2023,4,13]],"date-time":"2023-04-13T16:35:54Z","timestamp":1681403754000},"page":"60-65","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Datapath Optimization for Embedded Signal Processing Architectures utilizing Design Space Exploration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7298-8252","authenticated-orcid":false,"given":"Johannes","family":"Kn\u00f6dtel","sequence":"first","affiliation":[{"name":"Chair of Computer Engineering, Brandenburg University of Technology Cottbus-Senftenberg, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[{"name":"Chair of Computer Engineering, Brandenburg University of Technology Cottbus-Senftenberg, Germany"}]}],"member":"320","published-online":{"date-parts":[[2023,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2990567"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210)","author":"De\u00a0Coster L.","year":"1998","unstructured":"L. De\u00a0Coster , M. Ade , R. Lauwereins , and J. Peperstraete . 1998. Code generation for compiled bit-true simulation of DSP applications . In Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210) . 9\u201314. https:\/\/doi.org\/10.1109\/ISSS. 1998 .730590 10.1109\/ISSS.1998.730590 L. De\u00a0Coster, M. Ade, R. Lauwereins, and J. Peperstraete. 1998. Code generation for compiled bit-true simulation of DSP applications. In Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210). 9\u201314. https:\/\/doi.org\/10.1109\/ISSS.1998.730590"},{"key":"e_1_3_2_1_3_1","volume-title":"2008 IEEE Computer Society Annual Symposium on VLSI. 417\u2013422","author":"Ferrandi F.","year":"2008","unstructured":"F. Ferrandi , P.\u00a0 L. Lanzi , D. Loiacono , C. Pilato , and D. Sciuto . 2008. A Multi-objective Genetic Algorithm for Design Space Exploration in High-Level Synthesis . In 2008 IEEE Computer Society Annual Symposium on VLSI. 417\u2013422 . https:\/\/doi.org\/10.1109\/ISVLSI. 2008 .73 10.1109\/ISVLSI.2008.73 F. Ferrandi, P.\u00a0L. Lanzi, D. Loiacono, C. Pilato, and D. Sciuto. 2008. A Multi-objective Genetic Algorithm for Design Space Exploration in High-Level Synthesis. In 2008 IEEE Computer Society Annual Symposium on VLSI. 417\u2013422. https:\/\/doi.org\/10.1109\/ISVLSI.2008.73"},{"volume-title":"AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs. White Paper","author":"Hill Thomas","key":"e_1_3_2_1_4_1","unstructured":"Thomas Hill . 2006. AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs. White Paper . Xilinx Inc . Thomas Hill. 2006. AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs. White Paper. Xilinx Inc."},{"key":"e_1_3_2_1_5_1","unstructured":"Thomas Hill. 2006. WP239: Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs.  Thomas Hill. 2006. WP239: Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379052"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/76.736720"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.860764"},{"key":"e_1_3_2_1_9_1","volume-title":"Proc 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 239\u2013247","author":"Kulkarni D.","year":"2002","unstructured":"D. Kulkarni , W.\u00a0 A. Najjar , R. Rinker , and F.\u00a0 J. Kurdahi . 2002 . Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems . In Proc 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 239\u2013247 . https:\/\/doi.org\/10.1109\/FPGA.2002.1106678 10.1109\/FPGA.2002.1106678 D. Kulkarni, W.\u00a0A. Najjar, R. Rinker, and F.\u00a0J. Kurdahi. 2002. Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems. In Proc 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 239\u2013247. https:\/\/doi.org\/10.1109\/FPGA.2002.1106678"},{"key":"e_1_3_2_1_10_1","volume-title":"1998 IEEE Workshop on Signal Processing Systems. SIPS 98","author":"Kum K.-I.","year":"1998","unstructured":"K.-I. Kum and W. Sung . 1998. Word-length optimization for high-level synthesis of digital signal processing systems . In 1998 IEEE Workshop on Signal Processing Systems. SIPS 98 . Design and Implementation (Cat. No.98TH8374). 569\u2013578. https:\/\/doi.org\/10.1109\/SIPS. 1998 .715819 10.1109\/SIPS.1998.715819 K.-I. Kum and W. Sung. 1998. Word-length optimization for high-level synthesis of digital signal processing systems. In 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374). 569\u2013578. https:\/\/doi.org\/10.1109\/SIPS.1998.715819"},{"key":"#cr-split#-e_1_3_2_1_11_1.1","doi-asserted-by":"crossref","unstructured":"Daniel M\u00e9nard Gabriel Caffarena Juan\u00a0Antonio Lopez David Novo and Olivier Sentieys. 2019. Fixed-point refinement of digital signal processing systems. https:\/\/doi.org\/10.1049\/pbcs040e_ch8 Pages: 289-326. 10.1049\/pbcs040e_ch8","DOI":"10.1049\/PBCS040E_ch8"},{"key":"#cr-split#-e_1_3_2_1_11_1.2","doi-asserted-by":"crossref","unstructured":"Daniel M\u00e9nard Gabriel Caffarena Juan\u00a0Antonio Lopez David Novo and Olivier Sentieys. 2019. Fixed-point refinement of digital signal processing systems. https:\/\/doi.org\/10.1049\/pbcs040e_ch8 Pages: 289-326.","DOI":"10.1049\/PBCS040E_ch8"},{"key":"e_1_3_2_1_12_1","unstructured":"Riham Nehmeh. 2017. Quality Evaluation in Fixed-point Systems with Selective Simulation. Ph.\u00a0D. Dissertation.  Riham Nehmeh. 2017. Quality Evaluation in Fixed-point Systems with Selective Simulation. Ph.\u00a0D. Dissertation."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing. 1\u20136. https:\/\/doi.org\/10","author":"Nehmeh R.","year":"2014","unstructured":"R. Nehmeh , D. Menard , A. Banciu , T. Michel , and R. Rocher . 2014. A fast method for overflow effect analysis in fixed-point systems . In Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing. 1\u20136. https:\/\/doi.org\/10 .1109\/DASIP. 2014 .7115608 10.1109\/DASIP.2014.7115608 R. Nehmeh, D. Menard, A. Banciu, T. Michel, and R. Rocher. 2014. A fast method for overflow effect analysis in fixed-point systems. In Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing. 1\u20136. https:\/\/doi.org\/10.1109\/DASIP.2014.7115608"},{"key":"e_1_3_2_1_14_1","volume-title":"Accelerating floating-point to fixed-point data type conversion with evolutionary algorithms. Electronics Letters 51 (02","author":"Rosa Leandro","year":"2015","unstructured":"Leandro Rosa , Claudio Toledo , and Vanderlei Bonato . 2015. Accelerating floating-point to fixed-point data type conversion with evolutionary algorithms. Electronics Letters 51 (02 2015 ), 244\u2013246. https:\/\/doi.org\/10.1049\/el.2014.3791 10.1049\/el.2014.3791 Leandro Rosa, Claudio Toledo, and Vanderlei Bonato. 2015. Accelerating floating-point to fixed-point data type conversion with evolutionary algorithms. Electronics Letters 51 (02 2015), 244\u2013246. https:\/\/doi.org\/10.1049\/el.2014.3791"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996701"},{"key":"e_1_3_2_1_16_1","volume-title":"25th International Conference on Electricity Distribution. AIM.","author":"Schwenke Michael","year":"2019","unstructured":"Michael Schwenke and Dimitrij Klingbeil . 2019 . Application aspects and measurement methods in the frequency range from 2 kHz to 150 kHz . In 25th International Conference on Electricity Distribution. AIM. Michael Schwenke and Dimitrij Klingbeil. 2019. Application aspects and measurement methods in the frequency range from 2 kHz to 150 kHz. In 25th International Conference on Electricity Distribution. AIM."},{"key":"e_1_3_2_1_17_1","volume-title":"Accelerating Fixed-Point Simulations Using Width Reconfigurable Hardware Architectures. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). IEEE","author":"Shahin Keyvan","year":"2021","unstructured":"Keyvan Shahin and Michael Huebner . 2021 . Accelerating Fixed-Point Simulations Using Width Reconfigurable Hardware Architectures. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). IEEE , Dresden, Germany, 275\u2013276. https:\/\/doi.org\/10.1109\/FPL53798. 2021.00055 10.1109\/FPL53798.2021.00055 Keyvan Shahin and Michael Huebner. 2021. Accelerating Fixed-Point Simulations Using Width Reconfigurable Hardware Architectures. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). IEEE, Dresden, Germany, 275\u2013276. https:\/\/doi.org\/10.1109\/FPL53798.2021.00055"},{"key":"e_1_3_2_1_18_1","unstructured":"Wilson Snyder. 2023. Verilator Web Page. Retrieved 2023-01-04 from https:\/\/www.veripool.org\/verilator  Wilson Snyder. 2023. Verilator Web Page. Retrieved 2023-01-04 from https:\/\/www.veripool.org\/verilator"},{"key":"e_1_3_2_1_19_1","volume-title":"2005 NASA\/DoD Conference on Evolvable Hardware (EH\u201905)","author":"Sulaiman N.","year":"2005","unstructured":"N. Sulaiman and T. Arslan . 2005. A multi-objective genetic algorithm for on-chip real-time optimisation of word length and power consumption in a pipelined FFT processor targeting a MC-CDMA receiver . In 2005 NASA\/DoD Conference on Evolvable Hardware (EH\u201905) . 154\u2013159. https:\/\/doi.org\/10.1109\/EH. 2005 .4 10.1109\/EH.2005.4 N. Sulaiman and T. Arslan. 2005. A multi-objective genetic algorithm for on-chip real-time optimisation of word length and power consumption in a pipelined FFT processor targeting a MC-CDMA receiver. In 2005 NASA\/DoD Conference on Evolvable Hardware (EH\u201905). 154\u2013159. https:\/\/doi.org\/10.1109\/EH.2005.4"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/78.476465"}],"event":{"name":"DroneSE and RAPIDO 2023: System Engineering for constrained embedded systems","acronym":"DroneSE and RAPIDO 2023","location":"Toulouse France"},"container-title":["DroneSE and RAPIDO: System Engineering for constrained embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579257","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3579170.3579257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:27Z","timestamp":1750182567000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,17]]},"references-count":21,"alternative-id":["10.1145\/3579170.3579257","10.1145\/3579170"],"URL":"https:\/\/doi.org\/10.1145\/3579170.3579257","relation":{},"subject":[],"published":{"date-parts":[[2023,1,17]]},"assertion":[{"value":"2023-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}