{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T05:39:23Z","timestamp":1777527563411,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T00:00:00Z","timestamp":1673913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"German Federal Ministry of Education and Research (BMBF)","award":["16ME0454"],"award-info":[{"award-number":["16ME0454"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,17]]},"DOI":"10.1145\/3579170.3579258","type":"proceedings-article","created":{"date-parts":[[2023,4,13]],"date-time":"2023-04-13T16:35:54Z","timestamp":1681403754000},"page":"73-78","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["An Analytical Model of Configurable Systolic Arrays to find the Best-Fitting Accelerator for a given DNN Workload"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9748-3149","authenticated-orcid":false,"given":"Tim","family":"Hotfilter","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0931-1230","authenticated-orcid":false,"given":"Patrick","family":"Schmidt","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4904-0495","authenticated-orcid":false,"given":"Julian","family":"H\u00f6fer","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1700-5778","authenticated-orcid":false,"given":"Fabian","family":"Kre\u00df","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7310-567X","authenticated-orcid":false,"given":"Tanja","family":"Harbaum","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5082-5487","authenticated-orcid":false,"given":"Juergen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2020.2996616","article-title":"Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs","volume":"40","author":"Amid Alon","year":"2020","unstructured":"Alon Amid 2020 . Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs . IEEE Micro 40 , 4 (2020), 10 \u2013 21 . https:\/\/doi.org\/10.1109\/MM.2020.2996616 10.1109\/MM.2020.2996616 Alon Amid 2020. Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs. IEEE Micro 40, 4 (2020), 10\u201321. https:\/\/doi.org\/10.1109\/MM.2020.2996616","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_2_1","volume-title":"Low Latency Neural Networks using Heterogenous Resources on FPGA for the Belle II Trigger. arXiv:1910.13679 [hep-ex, physics:physics] (Oct","author":"Steffen Baehr","year":"2019","unstructured":"Steffen Baehr 2019. Low Latency Neural Networks using Heterogenous Resources on FPGA for the Belle II Trigger. arXiv:1910.13679 [hep-ex, physics:physics] (Oct 2019 ). http:\/\/arxiv.org\/abs\/1910.13679 Steffen Baehr 2019. Low Latency Neural Networks using Heterogenous Resources on FPGA for the Belle II Trigger. arXiv:1910.13679 [hep-ex, physics:physics] (Oct 2019). http:\/\/arxiv.org\/abs\/1910.13679"},{"key":"e_1_3_2_1_3_1","unstructured":"Yu-Hsin Chen Joel\u00a0S. Emer and Vivienne Sze. 2018. Eyeriss v2: A flexible and high-performance accelerator for emerging deep neural networks. CoRR abs\/1807.07928(2018). http:\/\/arxiv.org\/abs\/1807.07928  Yu-Hsin Chen Joel\u00a0S. Emer and Vivienne Sze. 2018. Eyeriss v2: A flexible and high-performance accelerator for emerging deep neural networks. CoRR abs\/1807.07928(2018). http:\/\/arxiv.org\/abs\/1807.07928"},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks","volume":"52","author":"Chen Yu-Hsin","year":"2017","unstructured":"Yu-Hsin Chen , Tushar Krishna , Joel\u00a0 S. Emer , and Vivienne Sze . 2017 . Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks . IEEE Journal of Solid-State Circuits 52 , 1 (Jan. 2017), 127\u2013138. https:\/\/doi.org\/10.1109\/JSSC.2016.2616357 10.1109\/JSSC.2016.2616357 Yu-Hsin Chen, Tushar Krishna, Joel\u00a0S. Emer, and Vivienne Sze. 2017. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. IEEE Journal of Solid-State Circuits 52, 1 (Jan. 2017), 127\u2013138. https:\/\/doi.org\/10.1109\/JSSC.2016.2616357","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_5_1","volume-title":"2021 58th ACM\/IEEE Design Automation Conference (DAC). 769\u2013774","author":"Genc Hasan","year":"2021","unstructured":"Hasan Genc 2021 . Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration . In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 769\u2013774 . https:\/\/doi.org\/10.1109\/DAC18074.2021.9586216 10.1109\/DAC18074.2021.9586216 Hasan Genc 2021. Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 769\u2013774. https:\/\/doi.org\/10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_2_1_6_1","volume-title":"Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. arXiv:1510.00149 [cs] (Feb","author":"Han Song","year":"2016","unstructured":"Song Han , Huizi Mao , and William\u00a0 J. Dally . 2016 . Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. arXiv:1510.00149 [cs] (Feb 2016). http:\/\/arxiv.org\/abs\/1510.00149 Song Han, Huizi Mao, and William\u00a0J. Dally. 2016. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. arXiv:1510.00149 [cs] (Feb 2016). http:\/\/arxiv.org\/abs\/1510.00149"},{"key":"#cr-split#-e_1_3_2_1_7_1.1","unstructured":"Kaiming He Xiangyu Zhang Shaoqing Ren and Jian Sun. 2015. Deep Residual Learning for Image Recognition. https:\/\/doi.org\/10.48550\/ARXIV.1512.03385 10.48550\/ARXIV.1512.03385"},{"key":"#cr-split#-e_1_3_2_1_7_1.2","unstructured":"Kaiming He Xiangyu Zhang Shaoqing Ren and Jian Sun. 2015. Deep Residual Learning for Image Recognition. https:\/\/doi.org\/10.48550\/ARXIV.1512.03385"},{"key":"e_1_3_2_1_8_1","volume-title":"FLECSim-SoC: A Flexible End-to-End Co-Design Simulation Framework for System on Chips. In 2021 IEEE 34th International System-on-Chip Conference (SOCC). 83\u201388","author":"Hotfilter Tim","year":"2021","unstructured":"Tim Hotfilter , Julian Hoefer , Fabian Kre\u00df , Fabian Kempf , and Juergen Becker . 2021 . FLECSim-SoC: A Flexible End-to-End Co-Design Simulation Framework for System on Chips. In 2021 IEEE 34th International System-on-Chip Conference (SOCC). 83\u201388 . https:\/\/doi.org\/10.1109\/SOCC52499.2021.9739212 10.1109\/SOCC52499.2021.9739212 Tim Hotfilter, Julian Hoefer, Fabian Kre\u00df, Fabian Kempf, and Juergen Becker. 2021. FLECSim-SoC: A Flexible End-to-End Co-Design Simulation Framework for System on Chips. In 2021 IEEE 34th International System-on-Chip Conference (SOCC). 83\u201388. https:\/\/doi.org\/10.1109\/SOCC52499.2021.9739212"},{"key":"e_1_3_2_1_9_1","volume-title":"2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 304\u2013315","author":"Parashar Angshuman","year":"2019","unstructured":"Angshuman Parashar 2019 . Timeloop: A Systematic Approach to DNN Accelerator Evaluation . In 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 304\u2013315 . https:\/\/doi.org\/10.1109\/ISPASS.2019.00042 10.1109\/ISPASS.2019.00042 Angshuman Parashar 2019. Timeloop: A Systematic Approach to DNN Accelerator Evaluation. In 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 304\u2013315. https:\/\/doi.org\/10.1109\/ISPASS.2019.00042"},{"key":"e_1_3_2_1_10_1","unstructured":"Ananda Samajdar Yuhao Zhu Paul\u00a0N. Whatmough Matthew Mattina and Tushar Krishna. 2018. SCALE-Sim: Systolic CNN accelerator. CoRR abs\/1811.02883(2018). http:\/\/arxiv.org\/abs\/1811.02883  Ananda Samajdar Yuhao Zhu Paul\u00a0N. Whatmough Matthew Mattina and Tushar Krishna. 2018. SCALE-Sim: Systolic CNN accelerator. CoRR abs\/1811.02883(2018). http:\/\/arxiv.org\/abs\/1811.02883"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 52nd annual IEEE\/ACM international symposium on microarchitecture(MICRO \u201952)","author":"Shao Yakun\u00a0Sophia","year":"2019","unstructured":"Yakun\u00a0Sophia Shao 2019 . Simba: Scaling deep-learning inference with multi-chip-module-based architecture . In Proceedings of the 52nd annual IEEE\/ACM international symposium on microarchitecture(MICRO \u201952) . Association for Computing Machinery, New York, NY, USA, 14\u201327. https:\/\/doi.org\/10.1145\/3352460.3358302 10.1145\/3352460.3358302 Yakun\u00a0Sophia Shao 2019. Simba: Scaling deep-learning inference with multi-chip-module-based architecture. In Proceedings of the 52nd annual IEEE\/ACM international symposium on microarchitecture(MICRO \u201952). Association for Computing Machinery, New York, NY, USA, 14\u201327. https:\/\/doi.org\/10.1145\/3352460.3358302"},{"key":"e_1_3_2_1_12_1","volume-title":"Machine Learning and Principles and Practice of Knowledge Discovery in Databases","author":"Iris Walter","unstructured":"Iris Walter 2021. Embedded Face Recognition for Personalized Services in the Assistive Robotics . In Machine Learning and Principles and Practice of Knowledge Discovery in Databases . Springer International Publishing , Cham , 339\u2013350. Iris Walter 2021. Embedded Face Recognition for Personalized Services in the Assistive Robotics. In Machine Learning and Principles and Practice of Knowledge Discovery in Databases. Springer International Publishing, Cham, 339\u2013350."},{"key":"e_1_3_2_1_13_1","first-page":"4","article-title":"Roofline: An insightful visual performance model for multicore architectures","volume":"52","author":"Williams Samuel","year":"2009","unstructured":"Samuel Williams , Andrew Waterman , and David Patterson . 2009 . Roofline: An insightful visual performance model for multicore architectures . Communications of The Acm 52 , 4 (April 2009), 65\u201376. https:\/\/doi.org\/10.1145\/1498765.1498785 10.1145\/1498765.1498785 Samuel Williams, Andrew Waterman, and David Patterson. 2009. Roofline: An insightful visual performance model for multicore architectures. Communications of The Acm 52, 4 (April 2009), 65\u201376. https:\/\/doi.org\/10.1145\/1498765.1498785","journal-title":"Communications of The Acm"},{"key":"e_1_3_2_1_14_1","volume-title":"Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1\u20138. https:\/\/doi.org\/10","author":"Wu Yannan\u00a0Nellie","year":"2019","unstructured":"Yannan\u00a0Nellie Wu , Joel\u00a0 S. Emer , and Vivienne Sze . 2019 . Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1\u20138. https:\/\/doi.org\/10 .1109\/ICCAD45719.2019.8942149 10.1109\/ICCAD45719.2019.8942149 Yannan\u00a0Nellie Wu, Joel\u00a0S. Emer, and Vivienne Sze. 2019. Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1\u20138. https:\/\/doi.org\/10.1109\/ICCAD45719.2019.8942149"}],"event":{"name":"DroneSE and RAPIDO 2023: System Engineering for constrained embedded systems","location":"Toulouse France","acronym":"DroneSE and RAPIDO 2023"},"container-title":["DroneSE and RAPIDO: System Engineering for constrained embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579258","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3579170.3579258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:27Z","timestamp":1750182567000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579258"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,17]]},"references-count":15,"alternative-id":["10.1145\/3579170.3579258","10.1145\/3579170"],"URL":"https:\/\/doi.org\/10.1145\/3579170.3579258","relation":{},"subject":[],"published":{"date-parts":[[2023,1,17]]},"assertion":[{"value":"2023-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}