{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:04Z","timestamp":1750219984063,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T00:00:00Z","timestamp":1673913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-18-CE25-0017"],"award-info":[{"award-number":["ANR-18-CE25-0017"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,17]]},"DOI":"10.1145\/3579170.3579261","type":"proceedings-article","created":{"date-parts":[[2023,4,13]],"date-time":"2023-04-13T16:35:54Z","timestamp":1681403754000},"page":"48-53","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Fast Instruction Cache Simulation is Trickier than You Think"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7014-1488","authenticated-orcid":false,"given":"Marie","family":"Badaroux","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1861-859X","authenticated-orcid":false,"given":"Julie","family":"Dumas","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0624-7373","authenticated-orcid":false,"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France"}]}],"member":"320","published-online":{"date-parts":[[2023,4,13]]},"reference":[{"volume-title":"Proceedings of the Western joint computer conference: Techniques for reliability. 188\u2013198","author":"Backus W.","key":"e_1_3_2_1_1_1","unstructured":"John\u00a0 W. Backus , Robert\u00a0 J. Beeber , Sheldon Best , Richard Goldberg , Lois\u00a0 M. Haibt , Harlan\u00a0 L. Herrick , Robert\u00a0 A. Nelson , David Sayre , Peter\u00a0 B. Sheridan , Harold Stern , Irving Ziller , R.\u00a0 A. Hughes , and R. Nutt . 1957. The FORTRAN automatic coding system . In Proceedings of the Western joint computer conference: Techniques for reliability. 188\u2013198 . John\u00a0W. Backus, Robert\u00a0J. Beeber, Sheldon Best, Richard Goldberg, Lois\u00a0M. Haibt, Harlan\u00a0L. Herrick, Robert\u00a0A. Nelson, David Sayre, Peter\u00a0B. Sheridan, Harold Stern, Irving Ziller, R.\u00a0A. Hughes, and R. Nutt. 1957. The FORTRAN automatic coding system. In Proceedings of the Western joint computer conference: Techniques for reliability. 188\u2013198."},{"key":"e_1_3_2_1_2_1","volume-title":"24th Euromicro Conference on Digital System Design. IEEE, 238\u2013245","author":"Badaroux Marie","year":"2021","unstructured":"Marie Badaroux , Saverio Miroddi , and Fr\u00e9d\u00e9ric P\u00e9trot . 2021 . To Pin or Not to Pin: Asserting the Scalability of QEMU Parallel Implementation . In 24th Euromicro Conference on Digital System Design. IEEE, 238\u2013245 . Marie Badaroux, Saverio Miroddi, and Fr\u00e9d\u00e9ric P\u00e9trot. 2021. To Pin or Not to Pin: Asserting the Scalability of QEMU Parallel Implementation. In 24th Euromicro Conference on Digital System Design. IEEE, 238\u2013245."},{"key":"e_1_3_2_1_3_1","volume-title":"USENIX Annual Technical Conference, FREENIX Track. USENIX, 41\u201346","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard . 2005 . QEMU, a fast and portable dynamic translator . In USENIX Annual Technical Conference, FREENIX Track. USENIX, 41\u201346 . Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator. In USENIX Annual Technical Conference, FREENIX Track. USENIX, 41\u201346."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques. IEEE, 72\u201381","author":"Bienia Christian","year":"2008","unstructured":"Christian Bienia , Sanjeev Kumar , Jaswinder\u00a0Pal Singh , and Kai Li . 2008 . The PARSEC benchmark suite: Characterization and architectural implications . In Proceedings of the 17th international conference on Parallel architectures and compilation techniques. IEEE, 72\u201381 . Christian Bienia, Sanjeev Kumar, Jaswinder\u00a0Pal Singh, and Kai Li. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the 17th international conference on Parallel architectures and compilation techniques. IEEE, 72\u201381."},{"key":"e_1_3_2_1_5_1","volume-title":"A Survey of Cache Simulators. ACM Computing Surveys (CSUR) 53 (02","author":"Brais Hadi","year":"2020","unstructured":"Hadi Brais , Rajshekar Kalayappan , and Preeti Panda . 2020. A Survey of Cache Simulators. ACM Computing Surveys (CSUR) 53 (02 2020 ), 1\u201332. Hadi Brais, Rajshekar Kalayappan, and Preeti Panda. 2020. A Survey of Cache Simulators. ACM Computing Surveys (CSUR) 53 (02 2020), 1\u201332."},{"key":"e_1_3_2_1_6_1","volume-title":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. IEEE, 1\u201310","author":"B\u00f6hm Igor","year":"2010","unstructured":"Igor B\u00f6hm , Bj\u00f6rn Franke , and Nigel Topham . 2010 . Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator . In 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. IEEE, 1\u201310 . Igor B\u00f6hm, Bj\u00f6rn Franke, and Nigel Topham. 2010. Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator. In 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. IEEE, 1\u201310."},{"key":"e_1_3_2_1_7_1","volume-title":"2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 81\u201388","author":"Carvalho Humberto","year":"2020","unstructured":"Humberto Carvalho , Geoffrey Nelissen , and Pavel Zaykov . 2020 . mcQEMU: Time-Accurate Simulation of Multi-core platforms using QEMU . In 2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 81\u201388 . Humberto Carvalho, Geoffrey Nelissen, and Pavel Zaykov. 2020. mcQEMU: Time-Accurate Simulation of Multi-core platforms using QEMU. In 2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 81\u201388."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785529"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3313808.3313811"},{"key":"e_1_3_2_1_10_1","unstructured":"Jan Edler and Mark\u00a0D Hill. 1998. Dinero IV Trace-Driven Uniprocessor Cache Simulator. https:\/\/pages.cs.wisc.edu\/\u00a0markhill\/DineroIV\/.  Jan Edler and Mark\u00a0D Hill. 1998. Dinero IV Trace-Driven Uniprocessor Cache Simulator. https:\/\/pages.cs.wisc.edu\/\u00a0markhill\/DineroIV\/."},{"volume-title":"Multi\u2010Processor System\u2010on\u2010Chip 1","author":"Faravelon Antoine","key":"e_1_3_2_1_11_1","unstructured":"Antoine Faravelon , Olivier Gruber , and Fr\u00e9d\u00e9ric P\u00e9trot . 2021. Removing Load\/ Store Helpers in Dynamic Binary Translation . In Multi\u2010Processor System\u2010on\u2010Chip 1 , Liliana Andrade and Frederic Rousseau (Eds.). John Wiley & Sons, Ltd , Chapter\u00a07, 133\u2013160. Antoine Faravelon, Olivier Gruber, and Fr\u00e9d\u00e9ric P\u00e9trot. 2021. Removing Load\/Store Helpers in Dynamic Binary Translation. In Multi\u2010Processor System\u2010on\u2010Chip 1, Liliana Andrade and Frederic Rousseau (Eds.). John Wiley & Sons, Ltd, Chapter\u00a07, 133\u2013160."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629446"},{"key":"e_1_3_2_1_13_1","volume-title":"1st International QEMU Users\u2019 Forum, W.\u00a0Mueller and F.\u00a0P\u00e9trot (Eds.). Vol.\u00a01. 15\u201318","author":"Guillon Christophe","year":"2011","unstructured":"Christophe Guillon . 2011 . Program instrumentation with qemu. In 1st International QEMU Users\u2019 Forum, W.\u00a0Mueller and F.\u00a0P\u00e9trot (Eds.). Vol.\u00a01. 15\u201318 . Christophe Guillon. 2011. Program instrumentation with qemu. In 1st International QEMU Users\u2019 Forum, W.\u00a0Mueller and F.\u00a0P\u00e9trot (Eds.). Vol.\u00a01. 15\u201318."},{"volume-title":"15th Workshop on Rapid Simulation and Performance Evaluation for Design Optimization: Methods and Tools. ACM, 47\u201352.","author":"Jebali Fatma","key":"e_1_3_2_1_14_1","unstructured":"Fatma Jebali , Oumaima Matoussi , Arief Wicaksana , Amir Charif , and Lilia Zaourar . 2022. Decoupling Processor and Memory Hierarchy Simulators for Efficient Design Space Exploration . In 15th Workshop on Rapid Simulation and Performance Evaluation for Design Optimization: Methods and Tools. ACM, 47\u201352. Fatma Jebali, Oumaima Matoussi, Arief Wicaksana, Amir Charif, and Lilia Zaourar. 2022. Decoupling Processor and Memory Hierarchy Simulators for Efficient Design Space Exploration. In 15th Workshop on Rapid Simulation and Performance Evaluation for Design Optimization: Methods and Tools. ACM, 47\u201352."},{"key":"e_1_3_2_1_15_1","volume-title":"First IEEE Symposium on High-Performance Computer Architecture. IEEE, 370\u2013379","author":"John Lizy\u00a0Kurian","year":"1995","unstructured":"Lizy\u00a0Kurian John , Vinod Reddy , Paul\u00a0 T. Hulina , and Lee\u00a0 D. Coraor . 1995 . Program balance and its impact on high performance RISC architectures . In First IEEE Symposium on High-Performance Computer Architecture. IEEE, 370\u2013379 . Lizy\u00a0Kurian John, Vinod Reddy, Paul\u00a0T. Hulina, and Lee\u00a0D. Coraor. 1995. Program balance and its impact on high performance RISC architectures. In First IEEE Symposium on High-Performance Computer Architecture. IEEE, 370\u2013379."},{"key":"e_1_3_2_1_16_1","first-page":"33","article-title":"TQSIM: A fast cycle-approximate processor simulator based on QEMU","volume":"66","author":"Yoo Donghoon","year":"2016","unstructured":"Shin-haeng Kang, Donghoon Yoo , and Soonhoi Ha . 2016 . TQSIM: A fast cycle-approximate processor simulator based on QEMU . Journal of Systems Architecture 66 (2016), 33 \u2013 47 . Shin-haeng Kang, Donghoon Yoo, and Soonhoi Ha. 2016. TQSIM: A fast cycle-approximate processor simulator based on QEMU. Journal of Systems Architecture 66 (2016), 33\u201347.","journal-title":"Journal of Systems Architecture"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2674025.2576213"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the 29th conference on Winter simulation. IEEE, 1093\u20131100","author":"Magnusson S.","year":"1997","unstructured":"Peter\u00a0 S. Magnusson . 1997 . Efficient instruction cache simulation and execution profiling with a threaded-code interpreter . In Proceedings of the 29th conference on Winter simulation. IEEE, 1093\u20131100 . Peter\u00a0S. Magnusson. 1997. Efficient instruction cache simulation and execution profiling with a threaded-code interpreter. In Proceedings of the 29th conference on Winter simulation. IEEE, 1093\u20131100."},{"key":"e_1_3_2_1_20_1","unstructured":"Mahmoud Mandour. 2021. Cache Modelling TCG Plugin. https:\/\/www.qemu.org\/2021\/08\/19\/tcg-cache-modelling-plugin\/.  Mahmoud Mandour. 2021. Cache Modelling TCG Plugin. https:\/\/www.qemu.org\/2021\/08\/19\/tcg-cache-modelling-plugin\/."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_22_1","unstructured":"Louis-No\u00ebl Pouchet and Tomofumi Yuki. 2015. Polybench\/C 4.1. http:\/\/polybench.sourceforge.net.  Louis-No\u00ebl Pouchet and Tomofumi Yuki. 2015. Polybench\/C 4.1. http:\/\/polybench.sourceforge.net."},{"key":"e_1_3_2_1_23_1","first-page":"2","article-title":"On MPSoC Software Execution at the Transaction Level","volume":"28","author":"P\u00e9trot Fr\u00e9d\u00e9ric","year":"2010","unstructured":"Fr\u00e9d\u00e9ric P\u00e9trot , Nicolas Fournel , Patrice Gerin , Marius Gligor , Mian\u00a0Muhammad Hamayun , and Hao Shen . 2010 . On MPSoC Software Execution at the Transaction Level . IEEE Design & Test of Computers 28 , 3 (2010), 2 \u2013 11 . Fr\u00e9d\u00e9ric P\u00e9trot, Nicolas Fournel, Patrice Gerin, Marius Gligor, Mian\u00a0Muhammad Hamayun, and Hao Shen. 2010. On MPSoC Software Execution at the Transaction Level. IEEE Design & Test of Computers 28, 3 (2010), 2\u201311.","journal-title":"IEEE Design & Test of Computers"},{"key":"e_1_3_2_1_24_1","volume-title":"2014 IEEE 12th International Conference on Dependable, Autonomic and Secure Computing. IEEE, 441\u2013446","author":"Van\u00a0Dung Tran","year":"2014","unstructured":"Tran Van\u00a0Dung , Ittetsu Taniguchi , and Hiroyuki Tomiyama . 2014 . Cache simulation for instruction set simulator QEMU . In 2014 IEEE 12th International Conference on Dependable, Autonomic and Secure Computing. IEEE, 441\u2013446 . Tran Van\u00a0Dung, Ittetsu Taniguchi, and Hiroyuki Tomiyama. 2014. Cache simulation for instruction set simulator QEMU. In 2014 IEEE 12th International Conference on Dependable, Autonomic and Secure Computing. IEEE, 441\u2013446."},{"volume-title":"Tools for High Performance Computing","author":"Weidendorfer Josef","key":"e_1_3_2_1_25_1","unstructured":"Josef Weidendorfer . 2008. Sequential performance analysis with callgrind and kcachegrind . In Tools for High Performance Computing . Springer , 93\u2013113. Josef Weidendorfer. 2008. Sequential performance analysis with callgrind and kcachegrind. In Tools for High Performance Computing. Springer, 93\u2013113."}],"event":{"name":"DroneSE and RAPIDO 2023: System Engineering for constrained embedded systems","acronym":"DroneSE and RAPIDO 2023","location":"Toulouse France"},"container-title":["DroneSE and RAPIDO: System Engineering for constrained embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579261","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3579170.3579261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:27Z","timestamp":1750182567000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579170.3579261"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,17]]},"references-count":25,"alternative-id":["10.1145\/3579170.3579261","10.1145\/3579170"],"URL":"https:\/\/doi.org\/10.1145\/3579170.3579261","relation":{},"subject":[],"published":{"date-parts":[[2023,1,17]]},"assertion":[{"value":"2023-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}