{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:10:34Z","timestamp":1750219834078,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":79,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3100903","2018YFB2202101"],"award-info":[{"award-number":["2021YFB3100903","2018YFB2202101"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["Grant No. 61834002"],"award-info":[{"award-number":["Grant No. 61834002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3579371.3589046","type":"proceedings-article","created":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T20:25:28Z","timestamp":1686947128000},"page":"1-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5507-5056","authenticated-orcid":false,"given":"Dibei","family":"Chen","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8759-6860","authenticated-orcid":false,"given":"Tairan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3890-338X","authenticated-orcid":false,"given":"Yi","family":"Huang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0485-8034","authenticated-orcid":false,"given":"Jianfeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0752-4541","authenticated-orcid":false,"given":"Yang","family":"Liu","sequence":"additional","affiliation":[{"name":"Innovation Institute of High Performance Server, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9055-5290","authenticated-orcid":false,"given":"Pengfei","family":"Gou","sequence":"additional","affiliation":[{"name":"Innovation Institute of High Performance Server, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7497-119X","authenticated-orcid":false,"given":"Chunyang","family":"Feng","sequence":"additional","affiliation":[{"name":"HEXIN Technologies, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5618-350X","authenticated-orcid":false,"given":"Binghua","family":"Li","sequence":"additional","affiliation":[{"name":"HEXIN Technologies, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,6,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Ramon Canal Corretger, and Antonio Mar\u00eda Gonz\u00e1lez Col\u00e1s","author":"Ferrer Jaume Abella","year":"2003","unstructured":"Jaume Abella Ferrer , Ramon Canal Corretger, and Antonio Mar\u00eda Gonz\u00e1lez Col\u00e1s . 2003 . Power-and complexity-aware issue queue designs. IEEE micro 23, 5 (2003), 50--58. Jaume Abella Ferrer, Ramon Canal Corretger, and Antonio Mar\u00eda Gonz\u00e1lez Col\u00e1s. 2003. Power-and complexity-aware issue queue designs. IEEE micro 23, 5 (2003), 50--58."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/TCSI.2018.2848999"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/3075564.3075581"},{"key":"e_1_3_2_1_4_1","volume-title":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 424--434","author":"Alipour Mehdi","year":"2020","unstructured":"Mehdi Alipour , Stefanos Kaxiras , David Black-Schaffer , and Rakesh Kumar . 2020 . Delay and bypass: Ready and criticality aware instruction scheduling in out-of-order processors . In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 424--434 . Mehdi Alipour, Stefanos Kaxiras, David Black-Schaffer, and Rakesh Kumar. 2020. Delay and bypass: Ready and criticality aware instruction scheduling in out-of-order processors. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 424--434."},{"key":"e_1_3_2_1_5_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 716--721","author":"Alipour Mehdi","year":"2019","unstructured":"Mehdi Alipour , Rakesh Kumar , Stefanos Kaxiras , and David Black-Schaffer . 2019 . FIFOrder MicroArchitecture: Ready-aware instruction scheduling for OoO processors. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 716--721 . Mehdi Alipour, Rakesh Kumar, Stefanos Kaxiras, and David Black-Schaffer. 2019. FIFOrder MicroArchitecture: Ready-aware instruction scheduling for OoO processors. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 716--721."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/3352460.3358293"},{"doi-asserted-by":"crossref","unstructured":"Ashkan Asgharzadeh Juan M Cebrian Arthur Perais Stefanos Kaxiras and Alberto Ros. 2022. Free atomics: hardware atomic operations without fences.. In ISCA. 14--26.  Ashkan Asgharzadeh Juan M Cebrian Arthur Perais Stefanos Kaxiras and Alberto Ros. 2022. Free atomics: hardware atomic operations without fences.. In ISCA. 14--26.","key":"e_1_3_2_1_7_1","DOI":"10.1145\/3470496.3527385"},{"key":"e_1_3_2_1_8_1","volume-title":"IEEE International Symposium on-ISPASS Performance Analysis of Systems and Software","author":"Bell Gordon B","year":"2004","unstructured":"Gordon B Bell and Mikko H Lipasti . 2004 . Deconstructing commit . In IEEE International Symposium on-ISPASS Performance Analysis of Systems and Software , 2004. IEEE, 68--77. Gordon B Bell and Mikko H Lipasti. 2004. Deconstructing commit. In IEEE International Symposium on-ISPASS Performance Analysis of Systems and Software, 2004. IEEE, 68--77."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/12.29469"},{"doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek R Hower Tushar Krishna Somayeh Sardashti etal 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1--7.  Nathan Binkert Bradford Beckmann Gabriel Black Steven K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek R Hower Tushar Krishna Somayeh Sardashti et al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1--7.","key":"e_1_3_2_1_10_1","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_11_1","volume-title":"35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002.(MICRO-35). Proceedings. IEEE, 27--36","author":"Brekelbaum Edward","year":"2002","unstructured":"Edward Brekelbaum , Jeff Rupley , Chris Wilkerson , and Bryan Black . 2002 . Hierarchical scheduling windows . In 35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002.(MICRO-35). Proceedings. IEEE, 27--36 . Edward Brekelbaum, Jeff Rupley, Chris Wilkerson, and Bryan Black. 2002. Hierarchical scheduling windows. In 35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002.(MICRO-35). Proceedings. IEEE, 27--36."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/3185768.3185771"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/2749469.2750407"},{"key":"e_1_3_2_1_14_1","volume-title":"CATCAM: Constant-time Alteration Ternary CAM with Scalable In-Memory Architecture. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 342--355","author":"Chen Dibei","year":"2020","unstructured":"Dibei Chen , Zhaoshi Li , Tianzhu Xiong , Zhiwei Liu , Jun Yang , Shouyi Yin , Shaojun Wei , and Leibo Liu . 2020 . CATCAM: Constant-time Alteration Ternary CAM with Scalable In-Memory Architecture. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 342--355 . Dibei Chen, Zhaoshi Li, Tianzhu Xiong, Zhiwei Liu, Jun Yang, Shouyi Yin, Shaojun Wei, and Leibo Liu. 2020. CATCAM: Constant-time Alteration Ternary CAM with Scalable In-Memory Architecture. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 342--355."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_3_2_1_16_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 595--608","author":"Dadu Vidushi","year":"2021","unstructured":"Vidushi Dadu , Sihao Liu , and Tony Nowatzki . 2021 . Polygraph: Exposing the value of flexibility for graph processing accelerators . In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 595--608 . Vidushi Dadu, Sihao Liu, and Tony Nowatzki. 2021. Polygraph: Exposing the value of flexibility for graph processing accelerators. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 595--608."},{"key":"e_1_3_2_1_17_1","volume-title":"Criticality Driven Fetch. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 380--391","author":"Deshmukh Aniket","year":"2021","unstructured":"Aniket Deshmukh and Yale N Patt . 2021 . Criticality Driven Fetch. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 380--391 . Aniket Deshmukh and Yale N Patt. 2021. Criticality Driven Fetch. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 380--391."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/MM.2017.38"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MM.2022.3152788","article-title":"The AMD Next-Generation \"Zen 3\" Core","volume":"42","author":"Evers Mark","year":"2022","unstructured":"Mark Evers , Leslie Barnes , and Mike Clark . 2022 . The AMD Next-Generation \"Zen 3\" Core . IEEE Micro 42 , 3 (2022), 7 -- 12 . Mark Evers, Leslie Barnes, and Mike Clark. 2022. The AMD Next-Generation \"Zen 3\" Core. IEEE Micro 42, 3 (2022), 7--12.","journal-title":"IEEE Micro"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/4.668985"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.2200\/S01109ED1V01Y202106CAC057"},{"key":"e_1_3_2_1_22_1","volume-title":"2011 IEEE International Solid-State Circuits Conference. IEEE, 80--82","author":"Golden Michael","year":"2011","unstructured":"Michael Golden , Srikanth Arekapudi , and James Vinh . 2011 . 40-entry unified out-of-order scheduler and integer execution unit for the AMD Bulldozer x86--64 core . In 2011 IEEE International Solid-State Circuits Conference. IEEE, 80--82 . Michael Golden, Srikanth Arekapudi, and James Vinh. 2011. 40-entry unified out-of-order scheduler and integer execution unit for the AMD Bulldozer x86--64 core. In 2011 IEEE International Solid-State Circuits Conference. IEEE, 80--82."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.2200\/S00309ED1V01Y201011CAC012"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.5555\/563998.564028"},{"key":"e_1_3_2_1_25_1","volume-title":"TIP: Time-Proportional Instruction Profiling. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 15--27","author":"Gottschall Bj\u00f6rn","year":"2021","unstructured":"Bj\u00f6rn Gottschall , Lieven Eeckhout , and Magnus Jahre . 2021 . TIP: Time-Proportional Instruction Profiling. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 15--27 . Bj\u00f6rn Gottschall, Lieven Eeckhout, and Magnus Jahre. 2021. TIP: Time-Proportional Instruction Profiling. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 15--27."},{"key":"e_1_3_2_1_26_1","volume-title":"Intel\u00ae 64 and ia-32 architectures software developer's manual","author":"Guide Part","year":"2011","unstructured":"Part Guide . 2011. Intel\u00ae 64 and ia-32 architectures software developer's manual . Volume 3B: System programming Guide, Part 2 , 11 ( 2011 ). Part Guide. 2011. Intel\u00ae 64 and ia-32 architectures software developer's manual. Volume 3B: System programming Guide, Part 2, 11 (2011)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1145\/3445814.3446726"},{"key":"e_1_3_2_1_28_1","volume-title":"2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 191--203","author":"Ham Tae Jun","year":"2015","unstructured":"Tae Jun Ham , Juan L Arag\u00f3n , and Margaret Martonosi . 2015 . DeSC: Decoupled supply-compute communication management for heterogeneous architectures . In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 191--203 . Tae Jun Ham, Juan L Arag\u00f3n, and Margaret Martonosi. 2015. DeSC: Decoupled supply-compute communication management for heterogeneous architectures. In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 191--203."},{"key":"e_1_3_2_1_29_1","first-page":"1","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly Greg","year":"2005","unstructured":"Greg Hamerly , Erez Perelman , Jeremy Lau , and Brad Calder . 2005 . Simpoint 3.0: Faster and more flexible program phase analysis . Journal of Instruction Level Parallelism 7 , 4 (2005), 1 -- 28 . Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. Simpoint 3.0: Faster and more flexible program phase analysis. Journal of Instruction Level Parallelism 7, 4 (2005), 1--28.","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_30_1","volume-title":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1--12","author":"Hashemi Milad","year":"2016","unstructured":"Milad Hashemi , Onur Mutlu , and Yale N Patt . 2016 . Continuous runahead: Transparent hardware acceleration for memory intensive workloads . In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1--12 . Milad Hashemi, Onur Mutlu, and Yale N Patt. 2016. Continuous runahead: Transparent hardware acceleration for memory intensive workloads. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1--12."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1109\/JSSC.2013.2258815"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1145\/3477132.3483542"},{"unstructured":"Stephen Ibanez Alex Mallery Serhat Arslan Theo Jepsen Muhammad Shahbaz Changhoon Kim and Nick McKeown. 2021. The nanoPU: A Nanosecond Network Stack for Datacenters.. In OSDI. 239--256.  Stephen Ibanez Alex Mallery Serhat Arslan Theo Jepsen Muhammad Shahbaz Changhoon Kim and Nick McKeown. 2021. The nanoPU: A Nanosecond Network Stack for Datacenters.. In OSDI. 239--256.","key":"e_1_3_2_1_33_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1145\/2830772.2830777"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"e_1_3_2_1_36_1","volume-title":"Reconstructing Out-of-Order Issue Queue. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 144--161","author":"Jeong Ipoom","year":"2022","unstructured":"Ipoom Jeong , Jiwon Lee , Myung Kuk Yoon , and Won Woo Ro . 2022 . Reconstructing Out-of-Order Issue Queue. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 144--161 . Ipoom Jeong, Jiwon Lee, Myung Kuk Yoon, and Won Woo Ro. 2022. Reconstructing Out-of-Order Issue Queue. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 144--161."},{"key":"e_1_3_2_1_37_1","volume-title":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 383--396","author":"Jeong Ipoom","year":"2020","unstructured":"Ipoom Jeong , Seihoon Park , Changmin Lee , and Won Woo Ro . 2020 . CASINO core microarchitecture: Generating out-of-order schedules using cascaded in-order scheduling windows . In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 383--396 . Ipoom Jeong, Seihoon Park, Changmin Lee, and Won Woo Ro. 2020. CASINO core microarchitecture: Generating out-of-order schedules using cascaded in-order scheduling windows. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 383--396."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_38_1","DOI":"10.1109\/MM.2021.3121857"},{"key":"e_1_3_2_1_39_1","volume-title":"16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19)","author":"Kaffes Kostis","year":"2019","unstructured":"Kostis Kaffes , Timothy Chong , Jack Tigar Humphries , Adam Belay , David Mazi\u00e8res , and Christos Kozyrakis . 2019 . Shinjuku: Preemptive scheduling for \u03bcsecond-scale tail latency . In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19) . 345--360. Kostis Kaffes, Timothy Chong, Jack Tigar Humphries, Adam Belay, David Mazi\u00e8res, and Christos Kozyrakis. 2019. Shinjuku: Preemptive scheduling for \u03bcsecond-scale tail latency. In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19). 345--360."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_40_1","DOI":"10.1145\/2749469.2750392"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_41_1","DOI":"10.1109\/JSSC.2017.2782087"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_42_1","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_43_1","volume-title":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 558--569","author":"Kumar Rakesh","year":"2019","unstructured":"Rakesh Kumar , Mehdi Alipour , and David Black-Schaffer . 2019 . Freeway: Maximizing MLP for slice-out-of-order execution . In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 558--569 . Rakesh Kumar, Mehdi Alipour, and David Black-Schaffer. 2019. Freeway: Maximizing MLP for slice-out-of-order execution. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 558--569."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_44_1","DOI":"10.1145\/3410463.3414629"},{"key":"e_1_3_2_1_45_1","volume-title":"Euro-Par 2015: Parallel Processing: 21st International Conference on Parallel and Distributed Computing","author":"Lenharth Andrew","year":"2015","unstructured":"Andrew Lenharth , Donald Nguyen , and Keshav Pingali . 2015. Priority queues are not good concurrent priority schedulers . In Euro-Par 2015: Parallel Processing: 21st International Conference on Parallel and Distributed Computing , Vienna, Austria , August 24--28, 2015 , Proceedings 21. Springer , 209--221. Andrew Lenharth, Donald Nguyen, and Keshav Pingali. 2015. Priority queues are not good concurrent priority schedulers. In Euro-Par 2015: Parallel Processing: 21st International Conference on Parallel and Distributed Computing, Vienna, Austria, August 24--28, 2015, Proceedings 21. Springer, 209--221."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_46_1","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_47_1","DOI":"10.1109\/JSSC.2021.3061260"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_48_1","DOI":"10.1145\/3503222.3507745"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_49_1","DOI":"10.1109\/TC.2009.95"},{"key":"e_1_3_2_1_50_1","volume-title":"35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002.(MICRO-35). Proceedings. IEEE, 3--14","author":"Mart\u00ednez Jos\u00e9 F","year":"2002","unstructured":"Jos\u00e9 F Mart\u00ednez , Jose Renau , Michael C Huang , and Milos Prvulovic . 2002 . Cherry: Checkpointed early resource recycling in out-of-order microprocessors . In 35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002.(MICRO-35). Proceedings. IEEE, 3--14 . Jos\u00e9 F Mart\u00ednez, Jose Renau, Michael C Huang, and Milos Prvulovic. 2002. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In 35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002.(MICRO-35). Proceedings. IEEE, 3--14."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_51_1","DOI":"10.1145\/2490301.2451143"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_52_1","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"e_1_3_2_1_53_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 195--208","author":"Naithani Ajeya","year":"2021","unstructured":"Ajeya Naithani , Sam Ainsworth , Timothy M Jones , and Lieven Eeckhout . 2021 . Vector runahead . In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 195--208 . Ajeya Naithani, Sam Ainsworth, Timothy M Jones, and Lieven Eeckhout. 2021. Vector runahead. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 195--208."},{"key":"e_1_3_2_1_54_1","volume-title":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 397--410","author":"Naithani Ajeya","year":"2020","unstructured":"Ajeya Naithani , Josu\u00e9 Feliu , Almutaz Adileh , and Lieven Eeckhout . 2020 . Precise runahead execution . In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 397--410 . Ajeya Naithani, Josu\u00e9 Feliu, Almutaz Adileh, and Lieven Eeckhout. 2020. Precise runahead execution. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 397--410."},{"key":"e_1_3_2_1_55_1","first-page":"361","article-title":"Shenango: Achieving High CPU Efficiency for Latency-sensitive Datacenter Workloads","volume":"19","author":"Ousterhout Amy","year":"2019","unstructured":"Amy Ousterhout , Joshua Fried , Jonathan Behrens , Adam Belay , and Hari Balakrishnan . 2019 . Shenango: Achieving High CPU Efficiency for Latency-sensitive Datacenter Workloads .. In NSDI , Vol. 19. 361 -- 378 . Amy Ousterhout, Joshua Fried, Jonathan Behrens, Adam Belay, and Hari Balakrishnan. 2019. Shenango: Achieving High CPU Efficiency for Latency-sensitive Datacenter Workloads.. In NSDI, Vol. 19. 361--378.","journal-title":"NSDI"},{"doi-asserted-by":"crossref","unstructured":"Michael L Overton. 2001. Numerical computing with IEEE floating point arithmetic. SIAM.  Michael L Overton. 2001. Numerical computing with IEEE floating point arithmetic. SIAM.","key":"e_1_3_2_1_56_1","DOI":"10.1137\/1.9780898718072"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_57_1","DOI":"10.5555\/1594371.1594375"},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of the 24th annual international symposium on Computer architecture. 206--218","author":"Palacharla Subbarao","year":"1997","unstructured":"Subbarao Palacharla , Norman P Jouppi , and James E Smith . 1997 . Complexity-effective superscalar processors . In Proceedings of the 24th annual international symposium on Computer architecture. 206--218 . Subbarao Palacharla, Norman P Jouppi, and James E Smith. 1997. Complexity-effective superscalar processors. In Proceedings of the 24th annual international symposium on Computer architecture. 206--218."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_59_1","DOI":"10.1145\/1993498.1993501"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_60_1","DOI":"10.1145\/3470496.3527387"},{"key":"e_1_3_2_1_61_1","volume-title":"Arachne: Core-aware thread management. In 13th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 18). 145--160.","author":"Qin Henry","year":"2018","unstructured":"Henry Qin , Qian Li , Jacqueline Speiser , Peter Kraft , and John Ousterhout . 2018 . Arachne: Core-aware thread management. In 13th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 18). 145--160. Henry Qin, Qian Li, Jacqueline Speiser, Peter Kraft, and John Ousterhout. 2018. Arachne: Core-aware thread management. In 13th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 18). 145--160."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_62_1","DOI":"10.1145\/3140659.3080220"},{"key":"e_1_3_2_1_63_1","volume-title":"2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 95--107","author":"Ros Alberto","year":"2018","unstructured":"Alberto Ros and Stefanos Kaxiras . 2018 . The superfluous load queue . In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 95--107 . Alberto Ros and Stefanos Kaxiras. 2018. The superfluous load queue. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 95--107."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_64_1","DOI":"10.1109\/MM.2022.3164338"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_65_1","DOI":"10.1109\/ISCA.2005.48"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_66_1","DOI":"10.1145\/1273440.1250704"},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of the 48th International Symposium on Microarchitecture. 334--346","author":"Sembrant Andreas","year":"2015","unstructured":"Andreas Sembrant , Trevor Carlson , Erik Hagersten , David Black-Shaffer , Arthur Perais , Andr\u00e9 Seznec , and Pierre Michaud . 2015 . Long term parking (LTP) criticality-aware resource allocation in OOO processors . In Proceedings of the 48th International Symposium on Microarchitecture. 334--346 . Andreas Sembrant, Trevor Carlson, Erik Hagersten, David Black-Shaffer, Arthur Perais, Andr\u00e9 Seznec, and Pierre Michaud. 2015. Long term parking (LTP) criticality-aware resource allocation in OOO processors. In Proceedings of the 48th International Symposium on Microarchitecture. 334--346."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_68_1","DOI":"10.1145\/1785414.1785443"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_69_1","DOI":"10.1145\/3007787.3001139"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_70_1","DOI":"10.1147\/JRD.2014.2376112"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_71_1","DOI":"10.1109\/12.4607"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_72_1","DOI":"10.1145\/3307650.3322227"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_73_1","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_2_1_74_1","volume-title":"An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of research and Development 11, 1","author":"Tomasulo Robert M","year":"1967","unstructured":"Robert M Tomasulo . 1967. An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of research and Development 11, 1 ( 1967 ), 25--33. Robert M Tomasulo. 1967. An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of research and Development 11, 1 (1967), 25--33."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_75_1","DOI":"10.1145\/3192366.3192393"},{"doi-asserted-by":"crossref","unstructured":"Andrew Waterman Yunsup Lee David Patterson Krste Asanovic Volume I User level Isa Andrew Waterman Yunsup Lee and David Patterson. 2014. The RISC-V instruction set manual. Volume I: User-Level ISA' version 2 (2014).  Andrew Waterman Yunsup Lee David Patterson Krste Asanovic Volume I User level Isa Andrew Waterman Yunsup Lee and David Patterson. 2014. The RISC-V instruction set manual. Volume I: User-Level ISA' version 2 (2014).","key":"e_1_3_2_1_76_1","DOI":"10.21236\/ADA605735"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_78_1","DOI":"10.1109\/40.491460"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_79_1","DOI":"10.1145\/3295500.3356160"},{"volume-title":"A machine-learning classifier implemented in a standard 6T SRAM array. In 2016 ieee symposium on vlsi circuits (vlsi-circuits)","author":"Zhang Jintao","unstructured":"Jintao Zhang , Zhuo Wang , and Naveen Verma . 2016. A machine-learning classifier implemented in a standard 6T SRAM array. In 2016 ieee symposium on vlsi circuits (vlsi-circuits) . IEEE , 1--2. Jintao Zhang, Zhuo Wang, and Naveen Verma. 2016. A machine-learning classifier implemented in a standard 6T SRAM array. In 2016 ieee symposium on vlsi circuits (vlsi-circuits). IEEE, 1--2.","key":"e_1_3_2_1_80_1"}],"event":{"sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE"],"acronym":"ISCA '23","name":"ISCA '23: 50th Annual International Symposium on Computer Architecture","location":"Orlando FL USA"},"container-title":["Proceedings of the 50th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589046","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:38Z","timestamp":1750178798000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589046"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":79,"alternative-id":["10.1145\/3579371.3589046","10.1145\/3579371"],"URL":"https:\/\/doi.org\/10.1145\/3579371.3589046","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2023-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}