{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:42:45Z","timestamp":1772725365343,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc\/4.0\/"}],"funder":[{"name":"Samsung Electronics"},{"name":"Institute of Information & Communications Technology Planning & Evaluation (IITP) of Korea","award":["2021-0-00853"],"award-info":[{"award-number":["2021-0-00853"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3579371.3589051","type":"proceedings-article","created":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T20:25:28Z","timestamp":1686947128000},"page":"1-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["DRAM Translation Layer: Software-Transparent DRAM Power Savings for Disaggregated Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-1846-0458","authenticated-orcid":false,"given":"Wenjing","family":"Jin","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8741-7514","authenticated-orcid":false,"given":"Wonsuk","family":"Jang","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6286-0980","authenticated-orcid":false,"given":"Haneul","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4080-0611","authenticated-orcid":false,"given":"Jongsung","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"},{"name":"Samsung Electronics, Suwon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-4430-7752","authenticated-orcid":false,"given":"Soosung","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4266-4919","authenticated-orcid":false,"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2023,6,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Azure VM Comparison. https:\/\/azureprice.net. Azure VM Comparison. https:\/\/azureprice.net."},{"key":"e_1_3_2_1_2_1","unstructured":"Cloudsuite. https:\/\/github.com\/parsa-epfl\/cloudsuite. Cloudsuite. https:\/\/github.com\/parsa-epfl\/cloudsuite."},{"key":"e_1_3_2_1_3_1","unstructured":"Compute Express Link (CXL). https:\/\/www.computeexpresslink.org. Compute Express Link (CXL). https:\/\/www.computeexpresslink.org."},{"key":"e_1_3_2_1_4_1","unstructured":"Intel Max Series Brings Breakthrough Memory Bandwidth and Performance to HPC and AI. https:\/\/www.intel.com\/content\/www\/us\/en\/newsroom\/news\/introducing-intel-max-series-product-family.html. Intel Max Series Brings Breakthrough Memory Bandwidth and Performance to HPC and AI. https:\/\/www.intel.com\/content\/www\/us\/en\/newsroom\/news\/introducing-intel-max-series-product-family.html."},{"key":"e_1_3_2_1_5_1","unstructured":"Intel Memory Latency Checker v3.9a. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html. Intel Memory Latency Checker v3.9a. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html."},{"key":"e_1_3_2_1_6_1","unstructured":"Intel Performance Counter Monitor. https:\/\/github.com\/intel\/pcm. Intel Performance Counter Monitor. https:\/\/github.com\/intel\/pcm."},{"key":"e_1_3_2_1_7_1","unstructured":"Amazon. Amazon Web Services (AWS). https:\/\/aws.amazon.com. Amazon. Amazon Web Services (AWS). https:\/\/aws.amazon.com."},{"key":"e_1_3_2_1_8_1","volume-title":"AMD Brings 4th Gen AMD EPYC\u2122 Processors to The Modern Data Center. https:\/\/www.amd.com\/en\/press-releases\/2022-11-10-offering-unmatched-performance-leadership-energy-efficiency-and-next.","author":"Offering Unmatched Performance AMD.","unstructured":"AMD. Offering Unmatched Performance , Leadership Energy Efficiency and Next-Generation Architecture , AMD Brings 4th Gen AMD EPYC\u2122 Processors to The Modern Data Center. https:\/\/www.amd.com\/en\/press-releases\/2022-11-10-offering-unmatched-performance-leadership-energy-efficiency-and-next. AMD. Offering Unmatched Performance, Leadership Energy Efficiency and Next-Generation Architecture, AMD Brings 4th Gen AMD EPYC\u2122 Processors to The Modern Data Center. https:\/\/www.amd.com\/en\/press-releases\/2022-11-10-offering-unmatched-performance-leadership-energy-efficiency-and-next."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771947"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis. 33--42","author":"Bathen Luis Angel D","year":"2012","unstructured":"Luis Angel D Bathen , Mark Gottscho , Nikil Dutt , Alex Nicolau , and Puneet Gupta . 2012 . ViPZonE: OS-level Memory Variability-driven Physical Address Zoning for Energy Savings . In Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis. 33--42 . Luis Angel D Bathen, Mark Gottscho, Nikil Dutt, Alex Nicolau, and Puneet Gupta. 2012. ViPZonE: OS-level Memory Variability-driven Physical Address Zoning for Energy Savings. In Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis. 33--42."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304005"},{"key":"e_1_3_2_1_13_1","volume-title":"CAMEO: A Two-level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-managed Cache. In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 1--12","author":"Chou Chia Chen","year":"2014","unstructured":"Chia Chen Chou , Aamer Jaleel , and Moinuddin K Qureshi . 2014 . CAMEO: A Two-level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-managed Cache. In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 1--12 . Chia Chen Chou, Aamer Jaleel, and Moinuddin K Qureshi. 2014. CAMEO: A Two-level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-managed Cache. In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 1--12."},{"key":"e_1_3_2_1_14_1","unstructured":"FJ Corbato. Festschrift: In Honor of PM Morse chapter A Paging Experiment with the Multics System. FJ Corbato. Festschrift: In Honor of PM Morse chapter A Paging Experiment with the Multics System."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132772"},{"key":"e_1_3_2_1_16_1","unstructured":"Frank Denneman. Memory Deep Dive: Optimizing for Performance. https:\/\/frankdenneman.nl\/2015\/02\/20\/memory-deep-dive\/. Frank Denneman. Memory Deep Dive: Optimizing for Performance. https:\/\/frankdenneman.nl\/2015\/02\/20\/memory-deep-dive\/."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901344"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190524"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 2001 international symposium on Low power electronics and design. 129--134","author":"Fan Xiaobo","year":"2001","unstructured":"Xiaobo Fan , Carla Ellis , and Alvin Lebeck . 2001 . Memory Controller Policies for DRAM Power Management . In Proceedings of the 2001 international symposium on Low power electronics and design. 129--134 . Xiaobo Fan, Carla Ellis, and Alvin Lebeck. 2001. Memory Controller Policies for DRAM Power Management. In Proceedings of the 2001 international symposium on Low power electronics and design. 129--134."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3224419"},{"key":"e_1_3_2_1_23_1","unstructured":"Google. Google Cloud Platform. https:\/\/cloud.google.com. Google. Google Cloud Platform. https:\/\/cloud.google.com."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the USENIX Annual Technical Conference.","author":"Hai Huang","year":"2003","unstructured":"Huang Hai , P Padmanabhan , and GS Kang . 2003 . Design and Implementation of Power-aware Virtual Memory . In Proceedings of the USENIX Annual Technical Conference. Huang Hai, P Padmanabhan, and GS Kang. 2003. Design and Implementation of Power-aware Virtual Memory. In Proceedings of the USENIX Annual Technical Conference."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Christian Helm Soramichi Akiyama and Kenjiro Taura. 2020. Reliable Reverse Engineering of Intel DRAM Addressing Using Performance Counters. In 2020 28th International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE 1--8. Christian Helm Soramichi Akiyama and Kenjiro Taura. 2020. Reliable Reverse Engineering of Intel DRAM Addressing Using Performance Counters. In 2020 28th International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE 1--8.","DOI":"10.1109\/MASCOTS50786.2020.9285962"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"key":"e_1_3_2_1_27_1","volume-title":"2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 337--346","author":"Isen Ciji","year":"2009","unstructured":"Ciji Isen and Lizy John . 2009 . ESKIMO-Energy Savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM Subsystem . In 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 337--346 . Ciji Isen and Lizy John. 2009. ESKIMO-Energy Savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM Subsystem. In 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 337--346."},{"key":"e_1_3_2_1_28_1","first-page":"1","article-title":"Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators","volume":"18","author":"Jafri Syed MAH","year":"2020","unstructured":"Syed MAH Jafri , Hasan Hassan , Ahmed Hemani , and Onur Mutlu . 2020 . Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators . ACM Transactions on Architecture and Code Optimization (TACO) 18 , 1 (2020), 1 -- 29 . Syed MAH Jafri, Hasan Hassan, Ahmed Hemani, and Onur Mutlu. 2020. Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators. ACM Transactions on Architecture and Code Optimization (TACO) 18, 1 (2020), 1--29.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.14778\/3342263.33422629"},{"key":"e_1_3_2_1_31_1","volume-title":"2021 USENIX Annual Technical Conference (USENIX ATC 21)","author":"Kassa Hiwot Tadese","year":"2021","unstructured":"Hiwot Tadese Kassa , Jason Akers , Mrinmoy Ghosh , Zhichao Cao , Vaibhav Gogte , and Ronald Dreslinski . 2021 . Improving Performance of Flash Based {Key-Value} Stores Using Storage Class Memory as a Volatile Memory Extension . In 2021 USENIX Annual Technical Conference (USENIX ATC 21) . 821--837. Hiwot Tadese Kassa, Jason Akers, Mrinmoy Ghosh, Zhichao Cao, Vaibhav Gogte, and Ronald Dreslinski. 2021. Improving Performance of Flash Based {Key-Value} Stores Using Storage Class Memory as a Volatile Memory Extension. In 2021 USENIX Annual Technical Conference (USENIX ATC 21). 821--837."},{"key":"e_1_3_2_1_32_1","unstructured":"Taek Woon Kim. DDR5 Performance-Boost and Power-Saving Features and IDDs. https:\/\/www.jedec.org\/sites\/default\/files\/TaekWoon_Kim_r5.pdf. Taek Woon Kim. DDR5 Performance-Boost and Power-Saving Features and IDDs. https:\/\/www.jedec.org\/sites\/default\/files\/TaekWoon_Kim_r5.pdf."},{"key":"e_1_3_2_1_33_1","volume-title":"2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1144--1159","author":"Lee Hyun Ryong","year":"2022","unstructured":"Hyun Ryong Lee and Daniel Sanchez . 2022 . Datamime: Generating Representative Benchmarks by Automatically Synthesizing Datasets . In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1144--1159 . Hyun Ryong Lee and Daniel Sanchez. 2022. Datamime: Generating Representative Benchmarks by Automatically Synthesizing Datasets. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1144--1159."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480089"},{"key":"e_1_3_2_1_35_1","volume-title":"Technology Scaling Challenges and Opportunities of Memory Devices. In 2016 IEEE International Electron Devices Meeting (IEDM). 1--1.","author":"Lee Seok-Hee","year":"2016","unstructured":"Seok-Hee Lee . 2016 . Technology Scaling Challenges and Opportunities of Memory Devices. In 2016 IEEE International Electron Devices Meeting (IEDM). 1--1. Seok-Hee Lee. 2016. Technology Scaling Challenges and Opportunities of Memory Devices. In 2016 IEEE International Electron Devices Meeting (IEDM). 1--1."},{"key":"e_1_3_2_1_36_1","volume-title":"CACTI-P: Architecture-level Modeling for SRAM-based Structures with Advanced Leakage Reduction Techniques. In ICCAD: International Conference on Computer-Aided Design. 694--701","author":"Li Sheng","unstructured":"Sheng Li , Ke Chen , Jung Ho Ahn , Jay B. Brockman , and Norman P. Jouppi . 2011 . CACTI-P: Architecture-level Modeling for SRAM-based Structures with Advanced Leakage Reduction Techniques. In ICCAD: International Conference on Computer-Aided Design. 694--701 . Sheng Li, Ke Chen, Jung Ho Ahn, Jay B. Brockman, and Norman P. Jouppi. 2011. CACTI-P: Architecture-level Modeling for SRAM-based Structures with Advanced Leakage Reduction Techniques. In ICCAD: International Conference on Computer-Aided Design. 694--701."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3267809.3267830"},{"key":"e_1_3_2_1_38_1","volume-title":"Imbalance in the Cloud: An Analysis on Alibaba Cluster Trace. In 2017 IEEE International Conference on Big Data (Big Data). IEEE, 2884--2892","author":"Lu Chengzhi","year":"2017","unstructured":"Chengzhi Lu , Kejiang Ye , Guoyao Xu , Cheng-Zhong Xu , and Tongxin Bai . 2017 . Imbalance in the Cloud: An Analysis on Alibaba Cluster Trace. In 2017 IEEE International Conference on Big Data (Big Data). IEEE, 2884--2892 . Chengzhi Lu, Kejiang Ye, Guoyao Xu, Cheng-Zhong Xu, and Tongxin Bai. 2017. Imbalance in the Cloud: An Analysis on Alibaba Cluster Trace. In 2017 IEEE International Conference on Big Data (Big Data). IEEE, 2884--2892."},{"key":"e_1_3_2_1_39_1","volume-title":"Vijay Janapa Reddi, and Kim Hazelwood","author":"Luk Chi-Keung","year":"2005","unstructured":"Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi, and Kim Hazelwood . 2005 . Pin : Building Customized Program Analysis Tools with Dynamic Instrumentation. Acm sigplan notices 40, 6 (2005), 190--200. Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. Acm sigplan notices 40, 6 (2005), 190--200."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2096437"},{"key":"e_1_3_2_1_41_1","volume-title":"TPP: Transparent Page Placement for CXL-Enabled Tiered Memory. arXiv preprint arXiv:2206.02878","author":"Maruf Hasan Al","year":"2022","unstructured":"Hasan Al Maruf , Hao Wang , Abhishek Dhanotia , Johannes Weiner , Niket Agarwal , Pallab Bhattacharya , Chris Petersen , Mosharaf Chowdhury , Shobhit Kanaujia , and Prakash Chauhan . 2022 . TPP: Transparent Page Placement for CXL-Enabled Tiered Memory. arXiv preprint arXiv:2206.02878 (2022). Hasan Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner, Niket Agarwal, Pallab Bhattacharya, Chris Petersen, Mosharaf Chowdhury, Shobhit Kanaujia, and Prakash Chauhan. 2022. TPP: Transparent Page Placement for CXL-Enabled Tiered Memory. arXiv preprint arXiv:2206.02878 (2022)."},{"key":"e_1_3_2_1_42_1","unstructured":"Microsoft. Microsoft Azure. https:\/\/azure.microsoft.com. Microsoft. Microsoft Azure. https:\/\/azure.microsoft.com."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1713254.1713276"},{"key":"e_1_3_2_1_44_1","unstructured":"Andy Patrizio. Facebook and Amazon are Causing a Memory Shortage. https:\/\/www.networkworld.com\/article\/3247775\/facebook-and-amazon-are-causing-a-memory-shortage.html. Andy Patrizio. Facebook and Amazon are Causing a Memory Shortage. https:\/\/www.networkworld.com\/article\/3247775\/facebook-and-amazon-are-causing-a-memory-shortage.html."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_47_1","unstructured":"Samsung. 288pin Registered DIMM based on 16Gb M-die. https:\/\/image.semiconductor.samsung.com\/resources\/data-sheet\/128GB_DDR4_16Gb_M_Die_Registered_DIMM_Rev1.0_Feb.19.pdf. Samsung. 288pin Registered DIMM based on 16Gb M-die. https:\/\/image.semiconductor.samsung.com\/resources\/data-sheet\/128GB_DDR4_16Gb_M_Die_Registered_DIMM_Rev1.0_Feb.19.pdf."},{"key":"e_1_3_2_1_48_1","unstructured":"Samsung. DDR4 SDRAM Specification. https:\/\/semiconductor.samsung.com\/resources\/data-sheet\/DDR4_Device_Operations_Rev11_Oct_14-0.pdf. Samsung. DDR4 SDRAM Specification. https:\/\/semiconductor.samsung.com\/resources\/data-sheet\/DDR4_Device_Operations_Rev11_Oct_14-0.pdf."},{"key":"e_1_3_2_1_49_1","volume-title":"Characterizing Resource Sensitivity of Database Workloads. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 657--669","author":"Sen Rathijit","year":"2018","unstructured":"Rathijit Sen and Karthik Ramachandra . 2018 . Characterizing Resource Sensitivity of Database Workloads. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 657--669 . Rathijit Sen and Karthik Ramachandra. 2018. Characterizing Resource Sensitivity of Database Workloads. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 657--669."},{"key":"e_1_3_2_1_50_1","volume-title":"2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 13--24","author":"Sim Jaewoong","year":"2014","unstructured":"Jaewoong Sim , Alaa R Alameldeen , Zeshan Chishti , Chris Wilkerson , and Hyesoon Kim . 2014 . Transparent Hardware Management of Stacked DRAM as Part of Memory . In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 13--24 . Jaewoong Sim, Alaa R Alameldeen, Zeshan Chishti, Chris Wilkerson, and Hyesoon Kim. 2014. Transparent Hardware Management of Stacked DRAM as Part of Memory. In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 13--24."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322227"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387517"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2814576.2814806"},{"key":"e_1_3_2_1_55_1","volume-title":"SI","author":"Waldspurger Carl A","year":"2002","unstructured":"Carl A Waldspurger . 2002. Memory Resource Management in VMware ESX Server. ACM SIGOPS Operating Systems Review 36 , SI ( 2002 ), 181--194. Carl A Waldspurger. 2002. Memory Resource Management in VMware ESX Server. ACM SIGOPS Operating Systems Review 36, SI (2002), 181--194."},{"key":"e_1_3_2_1_56_1","unstructured":"Lidia Warnes Michael Bozich Calhoun Dennis Carr Teddy Lee Dan Vu and Ricardo Ernesto Espinoza-Ibarra. Rank Sparing System and Method. US Patent 8 892 942. Lidia Warnes Michael Bozich Calhoun Dennis Carr Teddy Lee Dan Vu and Ricardo Ernesto Espinoza-Ibarra. Rank Sparing System and Method. US Patent 8 892 942."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012213"},{"key":"e_1_3_2_1_59_1","volume-title":"SC'12: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis","author":"Wu Donghong","unstructured":"Donghong Wu , Bingsheng He , Xueyan Tang , Jianliang Xu , and Minyi Guo . 2012. RAMZzz: Rank-aware DRAM Power Management with Dynamic Migrations and Demotions . In SC'12: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis . IEEE , 1--11. Donghong Wu, Bingsheng He, Xueyan Tang, Jianliang Xu, and Minyi Guo. 2012. RAMZzz: Rank-aware DRAM Power Management with Dynamic Migrations and Demotions. In SC'12: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. IEEE, 1--11."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670990"}],"event":{"name":"ISCA '23: 50th Annual International Symposium on Computer Architecture","location":"Orlando FL USA","acronym":"ISCA '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE"]},"container-title":["Proceedings of the 50th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589051","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:38Z","timestamp":1750178798000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589051"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":59,"alternative-id":["10.1145\/3579371.3589051","10.1145\/3579371"],"URL":"https:\/\/doi.org\/10.1145\/3579371.3589051","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2023-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}