{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:48:22Z","timestamp":1777106902367,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":116,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["CNS-2239311"],"award-info":[{"award-number":["CNS-2239311"]}]},{"name":"NSF","award":["CNS-2107307"],"award-info":[{"award-number":["CNS-2107307"]}]},{"name":"NSF","award":["CCF-2217016"],"award-info":[{"award-number":["CCF-2217016"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3579371.3589079","type":"proceedings-article","created":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T20:25:28Z","timestamp":1686947128000},"page":"1-15","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Contiguitas: The Pursuit of Physical Memory Contiguity in Datacenters"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7856-4274","authenticated-orcid":false,"given":"Kaiyang","family":"Zhao","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5311-2826","authenticated-orcid":false,"given":"Kaiwen","family":"Xue","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0067-0701","authenticated-orcid":false,"given":"Ziqi","family":"Wang","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0945-4429","authenticated-orcid":false,"given":"Dan","family":"Schatzberg","sequence":"additional","affiliation":[{"name":"Meta Platforms, Inc., New York, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5702-7687","authenticated-orcid":false,"given":"Leon","family":"Yang","sequence":"additional","affiliation":[{"name":"Meta Platforms, Inc., New York, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-8130-4435","authenticated-orcid":false,"given":"Antonis","family":"Manousis","sequence":"additional","affiliation":[{"name":"Meta Platforms, Inc., New York, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6697-8276","authenticated-orcid":false,"given":"Johannes","family":"Weiner","sequence":"additional","affiliation":[{"name":"Meta Platforms, Inc., New York, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8010-3635","authenticated-orcid":false,"given":"Rik","family":"Van Riel","sequence":"additional","affiliation":[{"name":"Meta Platforms, Inc., New York, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8347-8207","authenticated-orcid":false,"given":"Bikash","family":"Sharma","sequence":"additional","affiliation":[{"name":"Meta Platforms, Inc., Seattle, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0133-4800","authenticated-orcid":false,"given":"Chunqiang","family":"Tang","sequence":"additional","affiliation":[{"name":"Meta Platforms, Inc., Menlo Park, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0289-5499","authenticated-orcid":false,"given":"Dimitrios","family":"Skarlatos","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]}],"member":"320","published-online":{"date-parts":[[2023,6,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168860"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337214"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00050"},{"key":"e_1_3_2_1_5_1","unstructured":"AMD. 2022. AMD I\/O Virtualization Technology (IOMMU) Specification. https:\/\/www.amd.com\/en\/support\/tech-docs\/amd-io-virtualization-technology-iommu-specification.  AMD. 2022. AMD I\/O Virtualization Technology (IOMMU) Specification. https:\/\/www.amd.com\/en\/support\/tech-docs\/amd-io-virtualization-technology-iommu-specification."},{"key":"e_1_3_2_1_6_1","unstructured":"AMD. 2022. Invalidate TLB Entry(s) with Broadcast. https:\/\/www.amd.com\/system\/files\/TechDocs\/24594.pdf.  AMD. 2022. Invalidate TLB Entry(s) with Broadcast. https:\/\/www.amd.com\/system\/files\/TechDocs\/24594.pdf."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 2017 USENIX Conference on Usenix Annual Technical Conference (Santa Clara, CA, USA) (USENIX ATC '17). USENIX Association, USA, 27--39","author":"Amit Nadav","year":"2017","unstructured":"Nadav Amit . 2017 . Optimizing the TLB Shootdown Algorithm with Page Access Tracking . In Proceedings of the 2017 USENIX Conference on Usenix Annual Technical Conference (Santa Clara, CA, USA) (USENIX ATC '17). USENIX Association, USA, 27--39 . Nadav Amit. 2017. Optimizing the TLB Shootdown Algorithm with Page Access Tracking. In Proceedings of the 2017 USENIX Conference on Usenix Annual Technical Conference (Santa Clara, CA, USA) (USENIX ATC '17). USENIX Association, USA, 27--39."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387518"},{"key":"e_1_3_2_1_9_1","unstructured":"ArangoDB. 2018. Transparent Huge Pages Warning. https:\/\/github.com\/arangodb\/arangodb\/blob\/2b84348b7789893878ebd0c8b552dc20416c98f0\/lib\/ApplicationFeatures\/EnvironmentFeature.cpp.  ArangoDB. 2018. Transparent Huge Pages Warning. https:\/\/github.com\/arangodb\/arangodb\/blob\/2b84348b7789893878ebd0c8b552dc20416c98f0\/lib\/ApplicationFeatures\/EnvironmentFeature.cpp."},{"key":"e_1_3_2_1_10_1","unstructured":"ARM. 2023. Arm Confidential Compute Architecture. https:\/\/www.arm.com\/architecture\/security-features\/arm-confidential-compute-architecture.  ARM. 2023. Arm Confidential Compute Architecture. https:\/\/www.arm.com\/architecture\/security-features\/arm-confidential-compute-architecture."},{"key":"e_1_3_2_1_11_1","unstructured":"ARM. 2023. TLBI (A64). https:\/\/developer.arm.com\/documentation\/dui0801\/l\/A64-General-Instructions\/TLBI-A64-.  ARM. 2023. TLBI (A64). https:\/\/developer.arm.com\/documentation\/dui0801\/l\/A64-General-Instructions\/TLBI-A64-."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.38"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA'13)","author":"Basu Arkaprava","unstructured":"Arkaprava Basu , Jayneel Gandhi , Jichuan Chang , Mark D. Hill , and Michael M. Swift . 2013. Efficient Virtual Memory for Big Memory Servers . In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA'13) . Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M. Swift. 2013. Efficient Virtual Memory for Big Memory Servers. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA'13)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_18_1","volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society","author":"Beckmann N.","unstructured":"N. Beckmann , P. Tsai , and D. Sanchez . 2015. Scaling distributed cache hierarchies through computation and data co-scheduling . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society , Los Alamitos, CA, USA, 538--550. N. Beckmann, P. Tsai, and D. Sanchez. 2015. Scaling distributed cache hierarchies through computation and data co-scheduling. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, Los Alamitos, CA, USA, 538--550."},{"key":"e_1_3_2_1_19_1","volume-title":"FREENIX Track","volume":"41","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard . 2005 . QEMU, a fast and portable dynamic translator.. In USENIX annual technical conference , FREENIX Track , Vol. 41 . Califor-nia, USA, 10--5555. Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator.. In USENIX annual technical conference, FREENIX Track, Vol. 41. Califor-nia, USA, 10--5555."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_2_1_22_1","volume-title":"Translation-Triggered Prefetching. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'17)","author":"Bhattacharjee Abhishek","year":"2017","unstructured":"Abhishek Bhattacharjee . 2017 . Translation-Triggered Prefetching. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'17) . Abhishek Bhattacharjee. 2017. Translation-Triggered Prefetching. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'17)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014896"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV).","author":"Bhattacharjee Abhishek","year":"2010","unstructured":"Abhishek Bhattacharjee and Margaret Martonosi . 2010 . Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors . In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV). Abhishek Bhattacharjee and Margaret Martonosi. 2010. Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors. In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV)."},{"key":"e_1_3_2_1_25_1","unstructured":"Travis Campbell. 2015. Transparent Huge Pages on Hadoop makes me sad. https:\/\/www.ghostar.org\/2015\/02\/transparent-huge-pages-on-hadoop-makes-me-sad.  Travis Campbell. 2015. Transparent Huge Pages on Hadoop makes me sad. https:\/\/www.ghostar.org\/2015\/02\/transparent-huge-pages-on-hadoop-makes-me-sad."},{"key":"e_1_3_2_1_26_1","unstructured":"Cloudera. 2021. Transparent Huge Pages Warning. https:\/\/www.cloudera.com\/documentation\/enterprise\/latest\/topics\/cdh_admin_performance.html.  Cloudera. 2021. Transparent Huge Pages Warning. https:\/\/www.cloudera.com\/documentation\/enterprise\/latest\/topics\/cdh_admin_performance.html."},{"key":"e_1_3_2_1_27_1","unstructured":"Compute Express Link Consortium. 2022. CXL 3.0 White Paper. https:\/\/www.computeexpresslink.org\/_files\/ugd\/0c1418_a8713008916044ae9604405d10a7773b.pdf.  Compute Express Link Consortium. 2022. CXL 3.0 White Paper. https:\/\/www.computeexpresslink.org\/_files\/ugd\/0c1418_a8713008916044ae9604405d10a7773b.pdf."},{"key":"e_1_3_2_1_28_1","unstructured":"Jonathan Corbet. 2010. Memory compaction. https:\/\/lwn.net\/Articles\/368869\/.  Jonathan Corbet. 2010. Memory compaction. https:\/\/lwn.net\/Articles\/368869\/."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541946"},{"key":"e_1_3_2_1_31_1","unstructured":"The Linux Kernel Documentation. 2023. Shared Virtual Addressing (SVA) with ENQCMD. https:\/\/docs.kernel.org\/x86\/sva.html.  The Linux Kernel Documentation. 2023. Shared Virtual Addressing (SVA) with ENQCMD. https:\/\/docs.kernel.org\/x86\/sva.html."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/296806.296833"},{"key":"e_1_3_2_1_34_1","volume-title":"Azure Accelerated Networking: SmartNICs in the Public Cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18)","author":"Firestone Daniel","year":"2018","unstructured":"Daniel Firestone , Andrew Putnam , Sambhrama Mundkur , Derek Chiou , Alireza Dabagh , Mike Andrewartha , Hari Angepat , Vivek Bhanu , Adrian Caulfield , Eric Chung , Harish Kumar Chandrappa , Somesh Chaturmohta , Matt Humphrey , Jack Lavier , Norman Lam , Fengfen Liu , Kalin Ovtcharov , Jitu Padhye , Gautham Popuri , Shachar Raindel , Tejas Sapre , Mark Shaw , Gabriel Silva , Madhan Sivakumar , Nisheeth Srivastava , Anshuman Verma , Qasim Zuhair , Deepak Bansal , Doug Burger , Kushagra Vaid , David A. Maltz , and Albert Greenberg . 2018 . Azure Accelerated Networking: SmartNICs in the Public Cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18) . USENIX Association, Renton, WA, 51--66. https:\/\/www.usenix.org\/conference\/nsdi18\/presentation\/firestone Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian Caulfield, Eric Chung, Harish Kumar Chandrappa, Somesh Chaturmohta, Matt Humphrey, Jack Lavier, Norman Lam, Fengfen Liu, Kalin Ovtcharov, Jitu Padhye, Gautham Popuri, Shachar Raindel, Tejas Sapre, Mark Shaw, Gabriel Silva, Madhan Sivakumar, Nisheeth Srivastava, Anshuman Verma, Qasim Zuhair, Deepak Bansal, Doug Burger, Kushagra Vaid, David A. Maltz, and Albert Greenberg. 2018. Azure Accelerated Networking: SmartNICs in the Public Cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18). USENIX Association, Renton, WA, 51--66. https:\/\/www.usenix.org\/conference\/nsdi18\/presentation\/firestone"},{"key":"e_1_3_2_1_35_1","article-title":"Distributed Caching with Memcached","volume":"2004","author":"Fitzpatrick Brad","year":"2004","unstructured":"Brad Fitzpatrick . 2004 . Distributed Caching with Memcached . Linux Journal 2004 , 124 (2004). Brad Fitzpatrick. 2004. Distributed Caching with Memcached. Linux Journal 2004, 124 (2004).","journal-title":"Linux Journal"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-47)","author":"Gandhi Jayneel","unstructured":"Jayneel Gandhi , Arkaprava Basu , Mark D. Hill , and Michael M. Swift . 2014. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks . In Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-47) . Cambridge, United Kingdom. Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2014. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-47). Cambridge, United Kingdom."},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of the 43rd International Symposium on Computer Architecture (ISCA'16)","author":"Gandhi Jayneel","unstructured":"Jayneel Gandhi , Mark D. Hill , and Michael M. Swift . 2016. Agile Paging: Exceeding the Best of Nested and Shadow Paging . In Proceedings of the 43rd International Symposium on Computer Architecture (ISCA'16) . Jayneel Gandhi, Mark D. Hill, and Michael M. Swift. 2016. Agile Paging: Exceeding the Best of Nested and Shadow Paging. In Proceedings of the 43rd International Symposium on Computer Architecture (ISCA'16)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2643634.2643659"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375641"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24322-6_24"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC'05).","author":"Gray Charles","year":"2005","unstructured":"Charles Gray , Matthew Chapman , Peter Chubb , David Mosberger-Tang , and Gernot Heiser . 2005 . Itanium --- A System Implementor's Tale . In Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC'05). Charles Gray, Matthew Chapman, Peter Chubb, David Mosberger-Tang, and Gernot Heiser. 2005. Itanium --- A System Implementor's Tale. In Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC'05)."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934908"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731187"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00047"},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18)","author":"Haria Swapnil","unstructured":"Swapnil Haria , Mark D. Hill , and Michael M. Swift . 2018. Devirtualizing Memory in Heterogeneous Systems . In Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18) . Williamsburg, VA, USA. Swapnil Haria, Mark D. Hill, and Michael M. Swift. 2018. Devirtualizing Memory in Heterogeneous Systems. In Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18). Williamsburg, VA, USA."},{"key":"e_1_3_2_1_46_1","unstructured":"Red Hat. 2015. Red Hat Enterprise Linux Network Performance Tuning Guide. https:\/\/access.redhat.com\/sites\/default\/files\/attachments\/20150325_network_performance_tuning.pdf.  Red Hat. 2015. Red Hat Enterprise Linux Network Performance Tuning Guide. https:\/\/access.redhat.com\/sites\/default\/files\/attachments\/20150325_network_performance_tuning.pdf."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165128"},{"key":"e_1_3_2_1_48_1","volume-title":"15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21)","author":"Hunter A.H.","year":"2021","unstructured":"A.H. Hunter , Chris Kennelly , Paul Turner , Darryl Gove , Tipp Moseley , and Parthasarathy Ranganathan . 2021 . Beyond malloc efficiency to fleet efficiency: a hugepage-aware memory allocator . In 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21) . USENIX Association, 257--273. https:\/\/www.usenix.org\/conference\/osdi21\/presentation\/hunter A.H. Hunter, Chris Kennelly, Paul Turner, Darryl Gove, Tipp Moseley, and Parthasarathy Ranganathan. 2021. Beyond malloc efficiency to fleet efficiency: a hugepage-aware memory allocator. In 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21). USENIX Association, 257--273. https:\/\/www.usenix.org\/conference\/osdi21\/presentation\/hunter"},{"key":"e_1_3_2_1_49_1","unstructured":"IBM. 2005. PowerPC Microprocessor Family: The Programming Environments Manual for 32 and 64-bit Microprocessors. https:\/\/wiki.alcf.anl.gov\/images\/f\/fb\/PowerPC_-_Assembly_-_IBM_Programming_Environment_2.3.pdf.  IBM. 2005. PowerPC Microprocessor Family: The Programming Environments Manual for 32 and 64-bit Microprocessors. https:\/\/wiki.alcf.anl.gov\/images\/f\/fb\/PowerPC_-_Assembly_-_IBM_Programming_Environment_2.3.pdf."},{"key":"e_1_3_2_1_50_1","unstructured":"Intel. 2010. Itanium Architecture Software Developer's Manual (Volume 2). https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/processors\/itanium\/itanium-architecture-vol-1-2-3-4-reference-set-manual.html.  Intel. 2010. Itanium Architecture Software Developer's Manual (Volume 2). https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/processors\/itanium\/itanium-architecture-vol-1-2-3-4-reference-set-manual.html."},{"key":"e_1_3_2_1_51_1","unstructured":"Intel. 2015. 5-Level Paging and 5-Level EPT (White Paper). https:\/\/software.intel.com\/sites\/default\/files\/managed\/2b\/80\/5-level_paging_white_paper.pdf.  Intel. 2015. 5-Level Paging and 5-Level EPT (White Paper). https:\/\/software.intel.com\/sites\/default\/files\/managed\/2b\/80\/5-level_paging_white_paper.pdf."},{"key":"e_1_3_2_1_52_1","unstructured":"Intel. 2019. 64 and IA-32 Architectures Software Developer's Manual.  Intel. 2019. 64 and IA-32 Architectures Software Developer's Manual."},{"key":"e_1_3_2_1_53_1","unstructured":"Intel. 2021. Intel Trusted Domain Extensions. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/tdx-whitepaper-v4.pdf.  Intel. 2021. Intel Trusted Domain Extensions. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/tdx-whitepaper-v4.pdf."},{"key":"e_1_3_2_1_54_1","unstructured":"Intel. 2021. Remote Action Request White Paper. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/341431-remote-action-request-white-paper.pdf.  Intel. 2021. Remote Action Request White Paper. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/341431-remote-action-request-white-paper.pdf."},{"key":"e_1_3_2_1_55_1","unstructured":"Intel. 2022. Intel Virtualization Technology for Directed I\/O. https:\/\/edc.intel.com\/content\/www\/xl\/es\/publications\/specification-nuc12dcm-nuc12edb\/intel-virtualization-technology-for-directed-i-o\/.  Intel. 2022. Intel Virtualization Technology for Directed I\/O. https:\/\/edc.intel.com\/content\/www\/xl\/es\/publications\/specification-nuc12dcm-nuc12edb\/intel-virtualization-technology-for-directed-i-o\/."},{"key":"e_1_3_2_1_56_1","unstructured":"Intel. 2022. Intel\u00ae Optane\u2122 Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html.  Intel. 2022. Intel\u00ae Optane\u2122 Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html."},{"key":"e_1_3_2_1_57_1","unstructured":"Intel. 2023. Introducing the Intel Data Streaming Accelerator. https:\/\/01.org\/blogs\/2019\/introducing-intel-data-streaming-accelerator.  Intel. 2023. Introducing the Intel Data Streaming Accelerator. https:\/\/01.org\/blogs\/2019\/introducing-intel-data-streaming-accelerator."},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII).","author":"Bruce","unstructured":"Bruce L. Jacob and Trevor N. Mudge. 1998. A Look at Several Memory Management Units, TLB-refill Mechanisms, and Page Table Organizations . In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII). Bruce L. Jacob and Trevor N. Mudge. 1998. A Look at Several Memory Management Units, TLB-refill Mechanisms, and Page Table Organizations. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII)."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2846959"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_61_1","volume-title":"Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA'16)","author":"Karakostas V.","unstructured":"V. Karakostas , J. Gandhi , A. Cristal , M. D. Hill , K. S. McKinley , M. Nemirovsky , M. M. Swift , and O. S. Unsal . 2016. Energy-Efficient Address Translation . In Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA'16) . V. Karakostas, J. Gandhi, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. S. Unsal. 2016. Energy-Efficient Address Translation. In Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA'16)."},{"key":"e_1_3_2_1_62_1","volume-title":"Proceedings of the 2003 USENIX Annual Technical Conference (USENIX ATC'03).","author":"King Samuel T.","unstructured":"Samuel T. King , George W. Dunlap , and Peter M. Chen . 2003. Operating System Support for Virtual Machines . In Proceedings of the 2003 USENIX Annual Technical Conference (USENIX ATC'03). Samuel T. King, George W. Dunlap, and Peter M. Chen. 2003. Operating System Support for Virtual Machines. In Proceedings of the 2003 USENIX Annual Technical Conference (USENIX ATC'03)."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173198"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_2_1_66_1","unstructured":"Matt Loughran. 2015. How Okta Chased Down Severe System CPU Contention in MySQL. https:\/\/developer.okta.com\/blog\/2015\/05\/22\/tcmalloc.  Matt Loughran. 2015. How Okta Chased Down Severe System CPU Contention in MySQL. https:\/\/developer.okta.com\/blog\/2015\/05\/22\/tcmalloc."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378525"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3459898.3463905"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694355"},{"key":"e_1_3_2_1_70_1","volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-50)","author":"Marathe Yashwant","unstructured":"Yashwant Marathe , Nagendra Gulur , Jee Ho Ryoo , Shuang Song , and Lizy K. John . 2017. CSALT: Context Switch Aware Large TLB . In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-50) . Cambridge, MA, USA. Yashwant Marathe, Nagendra Gulur, Jee Ho Ryoo, Shuang Song, and Lizy K. John. 2017. CSALT: Context Switch Aware Large TLB. In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-50). Cambridge, MA, USA."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359657"},{"key":"e_1_3_2_1_74_1","unstructured":"Marshall Kirk McKusick George V Neville-Neil and Robert NM Watson. 2014. The design and implementation of the FreeBSD operating system. Pearson Education.  Marshall Kirk McKusick George V Neville-Neil and Robert NM Watson. 2014. The design and implementation of the FreeBSD operating system. Pearson Education."},{"key":"e_1_3_2_1_75_1","volume-title":"Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-53)","author":"Mirbagher-Ajorpaz S.","unstructured":"S. Mirbagher-Ajorpaz , E. Garza , G. Pokam , and D. A. Jimenez . 2020. CHiRP: Control-Flow History Reuse Prediction . In Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-53) . S. Mirbagher-Ajorpaz, E. Garza, G. Pokam, and D. A. Jimenez. 2020. CHiRP: Control-Flow History Reuse Prediction. In Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-53)."},{"key":"e_1_3_2_1_76_1","unstructured":"MongoDB. 2018. Transparent Huge Pages Warning. https:\/\/github.com\/mongodb\/mongo\/blob\/eeea7c2f80bdaf49a197a1c8149d7bc6cbc9395e\/src\/mongo\/db\/startup_warnings_mongod.cpp.  MongoDB. 2018. Transparent Huge Pages Warning. https:\/\/github.com\/mongodb\/mongo\/blob\/eeea7c2f80bdaf49a197a1c8149d7bc6cbc9395e\/src\/mongo\/db\/startup_warnings_mongod.cpp."},{"key":"e_1_3_2_1_77_1","volume-title":"Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'19)","author":"Panwar Ashish","unstructured":"Ashish Panwar , Sorav Bansal , and K. Gopinath . 2019. HawkEye: Efficient Finegrained OS Support for Huge Pages . In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'19) . Ashish Panwar, Sorav Bansal, and K. Gopinath. 2019. HawkEye: Efficient Finegrained OS Support for Huge Pages. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'19)."},{"key":"e_1_3_2_1_78_1","volume-title":"Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18)","author":"Panwar Ashish","unstructured":"Ashish Panwar , Aravinda Prasad , and K. Gopinath . 2018. Making Huge Pages Actually Useful . In Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18) . Ashish Panwar, Aravinda Prasad, and K. Gopinath. 2018. Making Huge Pages Actually Useful. In Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18)."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"e_1_3_2_1_80_1","volume-title":"Utilizing the IOMMU Scalably. In 2015 USENIX Annual Technical Conference (USENIX ATC 15)","author":"Peleg Omer","year":"2015","unstructured":"Omer Peleg , Adam Morrison , Benjamin Serebrin , and Dan Tsafrir . 2015 . Utilizing the IOMMU Scalably. In 2015 USENIX Annual Technical Conference (USENIX ATC 15) . USENIX Association, Santa Clara, CA, 549--562. https:\/\/www.usenix.org\/conference\/atc15\/technical-session\/presentation\/peleg Omer Peleg, Adam Morrison, Benjamin Serebrin, and Dan Tsafrir. 2015. Utilizing the IOMMU Scalably. In 2015 USENIX Annual Technical Conference (USENIX ATC 15). USENIX Association, Santa Clara, CA, 549--562. https:\/\/www.usenix.org\/conference\/atc15\/technical-session\/presentation\/peleg"},{"key":"e_1_3_2_1_81_1","volume-title":"Proceedings of the 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA'14)","author":"Pham Binh","unstructured":"Binh Pham , Abhishek Bhattacharjee , Yasuko Eckert , and Gabriel H. Loh . 2014. Increasing TLB Reach by Exploiting Clustering in Page Translations . In Proceedings of the 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA'14) . Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014. Increasing TLB Reach by Exploiting Clustering in Page Translations. In Proceedings of the 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA'14)."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_83_1","volume-title":"Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-48)","author":"Pham Binh","year":"2015","unstructured":"Binh Pham , J\u00e1n Vesel\u0177 , Gabriel H. Loh , and Abhishek Bhattacharjee . 2015 . Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have it Both Ways? . In Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-48) . Waikiki, Hawaii, USA. Binh Pham, J\u00e1n Vesel\u0177, Gabriel H. Loh, and Abhishek Bhattacharjee. 2015. Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have it Both Ways?. In Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-48). Waikiki, Hawaii, USA."},{"key":"e_1_3_2_1_84_1","volume-title":"ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Pismenny Boris","year":"2022","unstructured":"Boris Pismenny , Liran Liss , Adam Morrison , and Dan Tsafrir . 2022 . The benefits of general-purpose on-NIC memory . In ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) . Lausanne, Switzerland, 1130--1147. Boris Pismenny, Liran Liss, Adam Morrison, and Dan Tsafrir. 2022. The benefits of general-purpose on-NIC memory. In ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Lausanne, Switzerland, 1130--1147."},{"key":"e_1_3_2_1_85_1","unstructured":"DPDK Project. 2019. Memory in DPDK Part 1: General Concepts. https:\/\/www.dpdk.org\/blog\/2019\/08\/21\/memory-in-dpdk-part-1-general-concepts\/.  DPDK Project. 2019. Memory in DPDK Part 1: General Concepts. https:\/\/www.dpdk.org\/blog\/2019\/08\/21\/memory-in-dpdk-part-1-general-concepts\/."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480062"},{"key":"e_1_3_2_1_88_1","volume-title":"Nginx: The High-Performance Web Server and Reverse Proxy. Linux J.","author":"Reese Will","year":"2008","unstructured":"Will Reese . 2008 . Nginx: The High-Performance Web Server and Reverse Proxy. Linux J. (2008). Will Reese. 2008. Nginx: The High-Performance Web Server and Reverse Proxy. Linux J. (2008)."},{"key":"e_1_3_2_1_89_1","volume-title":"Simon David Hammond, and Karl Scott Hemmert.","author":"Rodrigues Arun F","year":"2016","unstructured":"Arun F Rodrigues , Gwendolyn Renae Voskuilen , Simon David Hammond, and Karl Scott Hemmert. 2016 . Structural Simulation Toolkit (SST). Technical Report. Sandia National Lab.(SNL-NM), Albuquerque, NM (United States) . Arun F Rodrigues, Gwendolyn Renae Voskuilen, Simon David Hammond, and Karl Scott Hemmert. 2016. Structural Simulation Toolkit (SST). Technical Report. Sandia National Lab.(SNL-NM), Albuquerque, NM (United States)."},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416643"},{"key":"e_1_3_2_1_91_1","unstructured":"Mark E Russinovich David A Solomon and Alex Ionescu. 2012. Windows internals part 2. Pearson Education.  Mark E Russinovich David A Solomon and Alex Ionescu. 2012. Windows internals part 2. Pearson Education."},{"key":"e_1_3_2_1_92_1","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA'17)","author":"Ryoo Jee Ho","unstructured":"Jee Ho Ryoo , Nagendra Gulur , Shuang Song , and Lizy K. John . 2017. Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB . In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA'17) . Toronto, ON, Canada. Jee Ho Ryoo, Nagendra Gulur, Shuang Song, and Lizy K. John. 2017. Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA'17). Toronto, ON, Canada."},{"key":"e_1_3_2_1_93_1","unstructured":"Samsung. 2019. Samsung Electronics Introduces Industry's First 512GB CXL Memory Module. https:\/\/news.samsung.com\/global\/samsung-electronics-introduces-industrys-first-512gb-cxl-memory-module.  Samsung. 2019. Samsung Electronics Introduces Industry's First 512GB CXL Memory Module. https:\/\/news.samsung.com\/global\/samsung-electronics-introduces-industrys-first-512gb-cxl-memory-module."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00049"},{"key":"e_1_3_2_1_95_1","volume-title":"Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Skarlatos Dimitrios","year":"2020","unstructured":"Dimitrios Skarlatos , Apostolos Kokolis , Tianyin Xu , and Josep Torrellas . 2020 . Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism . In Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems ( Lausanne, Switzerland) (ASPLOS '20). Dimitrios Skarlatos, Apostolos Kokolis, Tianyin Xu, and Josep Torrellas. 2020. Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism. In Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (Lausanne, Switzerland) (ASPLOS '20)."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.173"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071061"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507720"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_101_1","volume-title":"Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI).","author":"Talluri Madhusudhan","unstructured":"Madhusudhan Talluri and Mark D. Hill . 1994. Surpassing the TLB Performance of Superpages with Less Operating System Support . In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI). Madhusudhan Talluri and Mark D. Hill. 1994. Surpassing the TLB Performance of Superpages with Less Operating System Support. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI)."},{"key":"e_1_3_2_1_102_1","volume-title":"Tradeoffs in Supporting Two Page Sizes. In 19th International Symposium on Computer Architecture (ISCA'92)","author":"Talluri Madhusudhan","unstructured":"Madhusudhan Talluri , Shing Kong , Mark D. Hill , and David A. Patterson . 1992 . Tradeoffs in Supporting Two Page Sizes. In 19th International Symposium on Computer Architecture (ISCA'92) . Madhusudhan Talluri, Shing Kong, Mark D. Hill, and David A. Patterson. 1992. Tradeoffs in Supporting Two Page Sizes. In 19th International Symposium on Computer Architecture (ISCA'92)."},{"key":"e_1_3_2_1_103_1","unstructured":"Mellanox Technologies. 2019. Introducing 200G HDR InfiniBand Solutions. https:\/\/network.nvidia.com\/files\/doc-2020\/wp-introducing-200g-hdr-infiniband-solutions.pdf.  Mellanox Technologies. 2019. Introducing 200G HDR InfiniBand Solutions. https:\/\/network.nvidia.com\/files\/doc-2020\/wp-introducing-200g-hdr-infiniband-solutions.pdf."},{"key":"e_1_3_2_1_104_1","unstructured":"Mellanox Technologies. 2020. Mellanox Adapters Programmer's Reference Manual. https:\/\/network.nvidia.com\/files\/doc-2020\/ethernet-adapters-programming-manual.pdf.  Mellanox Technologies. 2020. Mellanox Adapters Programmer's Reference Manual. https:\/\/network.nvidia.com\/files\/doc-2020\/ethernet-adapters-programming-manual.pdf."},{"key":"e_1_3_2_1_105_1","unstructured":"The Linux Kernel Archives. 2019. Transparent Hugepage Support. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/transhuge.txt.  The Linux Kernel Archives. 2019. Transparent Hugepage Support. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/transhuge.txt."},{"key":"e_1_3_2_1_106_1","unstructured":"The Linux Kernel Archives. 2023. HugeTLB Pages. https:\/\/www.kernel.org\/doc\/html\/latest\/admin-guide\/mm\/hugetlbpage.html.  The Linux Kernel Archives. 2023. HugeTLB Pages. https:\/\/www.kernel.org\/doc\/html\/latest\/admin-guide\/mm\/hugetlbpage.html."},{"key":"e_1_3_2_1_107_1","unstructured":"The Linux Kernel Archives. 2023. x86 virtual memory map. https:\/\/www.kernel.org\/doc\/Documentation\/x86\/x86_64\/mm.txt.  The Linux Kernel Archives. 2023. x86 virtual memory map. https:\/\/www.kernel.org\/doc\/Documentation\/x86\/x86_64\/mm.txt."},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00016"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"e_1_3_2_1_111_1","volume-title":"Proceeding of the 41st Annual International Symposium on Computer Architecture (ISCA'14)","author":"Woodruff Jonathan","year":"2014","unstructured":"Jonathan Woodruff , Robert N.M. Watson , David Chisnall , Simon W. Moore , Jonathan Anderson , Brooks Davis , Ben Laurie , Peter G. Neumann , Robert Norton , and Michael Roe . 2014 . The CHERI Capability Model: Revisiting RISC in an Age of Risk . In Proceeding of the 41st Annual International Symposium on Computer Architecture (ISCA'14) (Minneapolis, Minnesota, USA). Jonathan Woodruff, Robert N.M. Watson, David Chisnall, Simon W. Moore, Jonathan Anderson, Brooks Davis, Ben Laurie, Peter G. Neumann, Robert Norton, and Michael Roe. 2014. The CHERI Capability Model: Revisiting RISC in an Age of Risk. In Proceeding of the 41st Annual International Symposium on Computer Architecture (ISCA'14) (Minneapolis, Minnesota, USA)."},{"key":"e_1_3_2_1_112_1","unstructured":"www.7-cpu.com. 2023. Intel Skylake Timing. https:\/\/www.7-cpu.com\/cpu\/Skylake.html.  www.7-cpu.com. 2023. Intel Skylake Timing. https:\/\/www.7-cpu.com\/cpu\/Skylake.html."},{"key":"e_1_3_2_1_113_1","unstructured":"Zi Yan. 2020. 1GB THP support on x86_64. https:\/\/lwn.net\/Articles\/830435\/.  Zi Yan. 2020. 1GB THP support on x86_64. https:\/\/lwn.net\/Articles\/830435\/."},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322223"},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901456"},{"key":"e_1_3_2_1_116_1","first-page":"905","article-title":"Mapping the Intel Last-Level Cache","volume":"2015","author":"Yarom Yuval","year":"2015","unstructured":"Yuval Yarom , Qian Ge , Fangfei Liu , Ruby B. Lee , and Gernot Heiser . 2015 . Mapping the Intel Last-Level Cache . IACR Cryptology ePrint Archive 2015 (2015), 905 . https:\/\/eprint.iacr.org\/2015\/905 Yuval Yarom, Qian Ge, Fangfei Liu, Ruby B. Lee, and Gernot Heiser. 2015. Mapping the Intel Last-Level Cache. IACR Cryptology ePrint Archive 2015 (2015), 905. https:\/\/eprint.iacr.org\/2015\/905","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/2785956.2787484"}],"event":{"name":"ISCA '23: 50th Annual International Symposium on Computer Architecture","location":"Orlando FL USA","acronym":"ISCA '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE"]},"container-title":["Proceedings of the 50th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589079","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:39Z","timestamp":1750178799000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589079"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":116,"alternative-id":["10.1145\/3579371.3589079","10.1145\/3579371"],"URL":"https:\/\/doi.org\/10.1145\/3579371.3589079","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2023-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}