{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:33Z","timestamp":1772725653533,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":65,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Swiss National Science Foundation","award":["200020B_188696"],"award-info":[{"award-number":["200020B_188696"]}]},{"name":"Qualcomm Innovation Fellowship","award":["461760"],"award-info":[{"award-number":["461760"]}]},{"name":"Intel research donation"},{"name":"National Research Foundation of Korea (NRF)","award":["2021R1G1A1094978"],"award-info":[{"award-number":["2021R1G1A1094978"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3579371.3589087","type":"proceedings-article","created":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T20:25:28Z","timestamp":1686947128000},"page":"1-15","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Imprecise Store Exceptions"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6165-9461","authenticated-orcid":false,"given":"Siddharth","family":"Gupta","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2632-2576","authenticated-orcid":false,"given":"Yuanlong","family":"Li","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5272-0231","authenticated-orcid":false,"given":"Qingxuan","family":"Kang","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2742-2679","authenticated-orcid":false,"given":"Abhishek","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Yale University, New Haven, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5916-8068","authenticated-orcid":false,"given":"Babak","family":"Falsafi","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6442-3705","authenticated-orcid":false,"given":"Yunho","family":"Oh","sequence":"additional","affiliation":[{"name":"Korea University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5054-7547","authenticated-orcid":false,"given":"Mathias","family":"Payer","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2023,6,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the 23rd IEEE Symposium on High-Performance Computer Architecture (HPCA). 481--492","author":"Aga Shaizeen","year":"2017","unstructured":"Shaizeen Aga , Supreet Jeloka , Arun Subramaniyan , Satish Narayanasamy , David T. Blaauw , and Reetuparna Das . 2017 . Compute Caches .. In Proceedings of the 23rd IEEE Symposium on High-Performance Computer Architecture (HPCA). 481--492 . Shaizeen Aga, Supreet Jeloka, Arun Subramaniyan, Satish Narayanasamy, David T. Blaauw, and Reetuparna Das. 2017. Compute Caches.. In Proceedings of the 23rd IEEE Symposium on High-Performance Computer Architecture (HPCA). 481--492."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_25"},{"key":"e_1_3_2_1_4_1","volume-title":"Design Automation Conference","author":"Bachrach Jonathan","year":"2012","unstructured":"Jonathan Bachrach , Huy Vo , Brian C. Richards , Yunsup Lee , Andrew Waterman , Rimas Avizienis , John Wawrzynek , and Krste Asanovic . 2012 . Chisel: constructing hardware in a Scala embedded language .. In Design Automation Conference 2012. 1216--1225. Jonathan Bachrach, Huy Vo, Brian C. Richards, Yunsup Lee, Andrew Waterman, Rimas Avizienis, John Wawrzynek, and Krste Asanovic. 2012. Chisel: constructing hardware in a Scala embedded language.. In Design Automation Conference 2012. 1216--1225."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 19th ACM Symposium on Operating Systems Principles (SOSP). 164--177","author":"Barham Paul","year":"2003","unstructured":"Paul Barham , Boris Dragovic , Keir Fraser , Steven Hand , Tim Harris , Alex Ho , Rolf Neugebauer , Ian Pratt , and Andrew Warfield . 2003 . Xen and the art of virtualization .. In Proceedings of the 19th ACM Symposium on Operating Systems Principles (SOSP). 164--177 . Paul Barham, Boris Dragovic, Keir Fraser, Steven Hand, Tim Harris, Alex Ho, Rolf Neugebauer, Ian Pratt, and Andrew Warfield. 2003. Xen and the art of virtualization.. In Proceedings of the 19th ACM Symposium on Operating Systems Principles (SOSP). 164--177."},{"key":"e_1_3_2_1_6_1","volume-title":"Patterson","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer , Krste Asanovic , and David A . Patterson . 2015 . The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015). Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015)."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 36th International Symposium on Computer Architecture (ISCA). 233--244","author":"Blundell Colin","unstructured":"Colin Blundell , Milo M. K. Martin , and Thomas F. Wenisch . 2009. InvisiFence: performance-transparent memory ordering in conventional multiprocessors .. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA). 233--244 . Colin Blundell, Milo M. K. Martin, and Thomas F. Wenisch. 2009. InvisiFence: performance-transparent memory ordering in conventional multiprocessors.. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA). 233--244."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 19th International Symposium on Computer Architecture (ISCA). 214--223","author":"Boothe Bob","unstructured":"Bob Boothe and Abhiram G. Ranade . 1992. Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors .. In Proceedings of the 19th International Symposium on Computer Architecture (ISCA). 214--223 . Bob Boothe and Abhiram G. Ranade. 1992. Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors.. In Proceedings of the 19th International Symposium on Computer Architecture (ISCA). 214--223."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.641599"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192060"},{"key":"e_1_3_2_1_13_1","unstructured":"Jonathan Corbet. 2019. Ringing in a new asynchronous I\/O API. https:\/\/lwn.net\/Articles\/776703\/  Jonathan Corbet. 2019. Ringing in a new asynchronous I\/O API. https:\/\/lwn.net\/Articles\/776703\/"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 13th International Symposium on Computer Architecture (ISCA). 434--442","author":"Dubois Michel","unstructured":"Michel Dubois , Christoph Scheurich , and Faye A. Briggs . 1986. Memory Access Buffering in Multiprocessors .. In Proceedings of the 13th International Symposium on Computer Architecture (ISCA). 434--442 . Michel Dubois, Christoph Scheurich, and Faye A. Briggs. 1986. Memory Access Buffering in Multiprocessors.. In Proceedings of the 13th International Symposium on Computer Architecture (ISCA). 434--442."},{"key":"e_1_3_2_1_15_1","volume-title":"Wenisch","author":"Falsafi Babak","year":"2014","unstructured":"Babak Falsafi and Thomas F . Wenisch . 2014 . A Primer on Hardware Prefetching. Morgan & Claypool Publishers . Babak Falsafi and Thomas F. Wenisch. 2014. A Primer on Hardware Prefetching. Morgan & Claypool Publishers."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 24th International Symposium on Computer Architecture (ISCA). 229--240","author":"Falsafi Babak","unstructured":"Babak Falsafi and David A. Wood . 1997. Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA .. In Proceedings of the 24th International Symposium on Computer Architecture (ISCA). 229--240 . Babak Falsafi and David A. Wood. 1997. Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA.. In Proceedings of the 24th International Symposium on Computer Architecture (ISCA). 229--240."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XVII). 37--48","author":"Ferdman Michael","year":"2012","unstructured":"Michael Ferdman , Almutaz Adileh , Yusuf Onur Ko\u00e7berber , Stavros Volos , Mohammad Alisafaee , Djordje Jevdjic , Cansu Kaynak , Adrian Daniel Popescu , Anastasia Ailamaki , and Babak Falsafi . 2012 . Clearing the clouds: a study of emerging scale-out workloads on modern hardware .. In Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XVII). 37--48 . Michael Ferdman, Almutaz Adileh, Yusuf Onur Ko\u00e7berber, Stavros Volos, Mohammad Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian Daniel Popescu, Anastasia Ailamaki, and Babak Falsafi. 2012. Clearing the clouds: a study of emerging scale-out workloads on modern hardware.. In Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XVII). 37--48."},{"key":"e_1_3_2_1_18_1","unstructured":"Shaked Flur and Luc Maranget. 2022. RISC-V architecture concurrency model litmus tests. https:\/\/github.com\/litmus-tests\/litmus-tests-riscv  Shaked Flur and Luc Maranget. 2022. RISC-V architecture concurrency model litmus tests. https:\/\/github.com\/litmus-tests\/litmus-tests-riscv"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Daichi Fujiki Xiaowei Wang Arun Subramaniyan and Reetuparna Das. 2021. In-\/Near-Memory Computing. Morgan & Claypool Publishers.  Daichi Fujiki Xiaowei Wang Arun Subramaniyan and Reetuparna Das. 2021. In-\/Near-Memory Computing. Morgan & Claypool Publishers.","DOI":"10.1007\/978-3-031-01772-8"},{"key":"e_1_3_2_1_20_1","volume-title":"Speculative Sequential Consistency with Little Custom Storage","author":"Gniady Chris","unstructured":"Chris Gniady and Babak Falsafi . 2002. Speculative Sequential Consistency with Little Custom Storage .. In IEEE PACT. 179--188. Chris Gniady and Babak Falsafi. 2002. Speculative Sequential Consistency with Little Custom Storage.. In IEEE PACT. 179--188."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 26th International Symposium on Computer Architecture (ISCA). 162--171","author":"Gniady Chris","unstructured":"Chris Gniady , Babak Falsafi , and T. N. Vijaykumar . 1999. Is SC + ILP=RC? . In Proceedings of the 26th International Symposium on Computer Architecture (ISCA). 162--171 . Chris Gniady, Babak Falsafi, and T. N. Vijaykumar. 1999. Is SC + ILP=RC?. In Proceedings of the 26th International Symposium on Computer Architecture (ISCA). 162--171."},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-II). 72--81","author":"Goodman James R.","year":"1987","unstructured":"James R. Goodman . 1987 . Coherency for Multiprocessor Virtual Address Caches .. In Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-II). 72--81 . James R. Goodman. 1987. Coherency for Multiprocessor Virtual Address Caches.. In Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-II). 72--81."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00047"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 29th IEEE Symposium on High-Performance Computer Architecture (HPCA). 81--93","author":"Gupta Siddharth","year":"2023","unstructured":"Siddharth Gupta , Yunho Oh , Lei Yan , Mark Sutherland , Abhishek Bhattacharjee , Babak Falsafi , and Peter Hsu . 2023 . AstriFlash A Flash-Based System for Online Services .. In Proceedings of the 29th IEEE Symposium on High-Performance Computer Architecture (HPCA). 81--93 . Siddharth Gupta, Yunho Oh, Lei Yan, Mark Sutherland, Abhishek Bhattacharjee, Babak Falsafi, and Peter Hsu. 2023. AstriFlash A Flash-Based System for Online Services.. In Proceedings of the 29th IEEE Symposium on High-Performance Computer Architecture (HPCA). 81--93."},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 47th International Symposium on Computer Architecture (ISCA). 1050--1063","author":"Hajinazar Nastaran","year":"2020","unstructured":"Nastaran Hajinazar , Pratyush Patel , Minesh Patel , Konstantinos Kanellopoulos , Saugata Ghose , Rachata Ausavarungnirun , Geraldo F. Oliveira , Jonathan Appavoo , Vivek Seshadri , and Onur Mutlu . 2020 . The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework .. In Proceedings of the 47th International Symposium on Computer Architecture (ISCA). 1050--1063 . Nastaran Hajinazar, Pratyush Patel, Minesh Patel, Konstantinos Kanellopoulos, Saugata Ghose, Rachata Ausavarungnirun, Geraldo F. Oliveira, Jonathan Appavoo, Vivek Seshadri, and Onur Mutlu. 2020. The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework.. In Proceedings of the 47th International Symposium on Computer Architecture (ISCA). 1050--1063."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161544"},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the 23rd International Symposium on Computer Architecture (ISCA). 260--270","author":"Horowitz Mark","unstructured":"Mark Horowitz , Margaret Martonosi , Todd C. Mowry , and Michael D. Smith . 1996. Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors .. In Proceedings of the 23rd International Symposium on Computer Architecture (ISCA). 260--270 . Mark Horowitz, Margaret Martonosi, Todd C. Mowry, and Michael D. Smith. 1996. Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors.. In Proceedings of the 23rd International Symposium on Computer Architecture (ISCA). 260--270."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.542"},{"key":"e_1_3_2_1_29_1","unstructured":"Intel Corporation. 2022. Intel \u00a964 and IA-32 Architectures Software Developer Manuals. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html  Intel Corporation. 2022. Intel \u00a964 and IA-32 Architectures Software Developer Manuals. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301637"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the 2016 IEEE International Symposium on Workload Characterization (IISWC). 3--12","author":"Kasture Harshad","year":"2016","unstructured":"Harshad Kasture and Daniel S\u00e1nchez . 2016 . Tailbench: a benchmark suite and evaluation methodology for latency-critical applications .. In Proceedings of the 2016 IEEE International Symposium on Workload Characterization (IISWC). 3--12 . Harshad Kasture and Daniel S\u00e1nchez. 2016. Tailbench: a benchmark suite and evaluation methodology for latency-critical applications.. In Proceedings of the 2016 IEEE International Symposium on Workload Characterization (IISWC). 3--12."},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V). 175--186","author":"Koldinger Eric J.","unstructured":"Eric J. Koldinger , Jeffrey S. Chase , and Susan J. Eggers . 1992. Architectural Support for Single Address Space Operating Systems .. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V). 175--186 . Eric J. Koldinger, Jeffrey S. Chase, and Susan J. Eggers. 1992. Architectural Support for Single Address Space Operating Systems.. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V). 175--186."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/75104.75105"},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXV). 417--433","author":"Lockerman Elliot","year":"2020","unstructured":"Elliot Lockerman , Axel Feldmann , Mohammad Bakhshalipour , Alexandru Stanescu , Shashwat Gupta , Daniel S\u00e1nchez , and Nathan Beckmann . 2020 . Livia: Data-Centric Computing Throughout the Memory Hierarchy .. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXV). 417--433 . Elliot Lockerman, Axel Feldmann, Mohammad Bakhshalipour, Alexandru Stanescu, Shashwat Gupta, Daniel S\u00e1nchez, and Nathan Beckmann. 2020. Livia: Data-Centric Computing Throughout the Memory Hierarchy.. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXV). 417--433."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.69"},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of the 6th IEEE Symposium on High-Performance Computer Architecture (HPCA). 121--132","author":"Todd","unstructured":"Todd C. Mowry and Sherwyn R. Ramkissoon. 2000. Software-Controlled Multithreading Using Informing Memory Operations .. In Proceedings of the 6th IEEE Symposium on High-Performance Computer Architecture (HPCA). 121--132 . Todd C. Mowry and Sherwyn R. Ramkissoon. 2000. Software-Controlled Multithreading Using Informing Memory Operations.. In Proceedings of the 6th IEEE Symposium on High-Performance Computer Architecture (HPCA). 121--132."},{"key":"e_1_3_2_1_38_1","volume-title":"Wood","author":"Nagarajan Vijay","year":"2020","unstructured":"Vijay Nagarajan , Daniel J. Sorin , Mark D. Hill , and David A . Wood . 2020 . A Primer on Memory Consistency and Cache Coherence, Second Edition. Morgan & Claypool Publishers . Vijay Nagarajan, Daniel J. Sorin, Mark D. Hill, and David A. Wood. 2020. A Primer on Memory Consistency and Cache Coherence, Second Edition. Morgan & Claypool Publishers."},{"key":"e_1_3_2_1_39_1","unstructured":"NVM Express Inc. 2022. NVM Express Specifications. https:\/\/nvmexpress.org\/specifications\/  NVM Express Inc. 2022. NVM Express Specifications. https:\/\/nvmexpress.org\/specifications\/"},{"key":"e_1_3_2_1_40_1","unstructured":"Parallel Systems Architecture Lab (PARSA) EPFL. 2020. QFlex. https:\/\/qflex.epfl.ch  Parallel Systems Architecture Lab (PARSA) EPFL. 2020. QFlex. https:\/\/qflex.epfl.ch"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300986"},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms and Architectures. 199--210","author":"Ranganathan Parthasarathy","unstructured":"Parthasarathy Ranganathan , Vijay S. Pai , and Sarita V. Adve . 1997. Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models .. In Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms and Architectures. 199--210 . Parthasarathy Ranganathan, Vijay S. Pai, and Sarita V. Adve. 1997. Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models.. In Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms and Architectures. 199--210."},{"key":"e_1_3_2_1_43_1","unstructured":"RDMA Consortium. 2009. Architectural Specifications for RDMA over TCP\/IP. http:\/\/www.rdmaconsortium.org\/  RDMA Consortium. 2009. Architectural Specifications for RDMA over TCP\/IP. http:\/\/www.rdmaconsortium.org\/"},{"key":"e_1_3_2_1_44_1","volume-title":"Proceedings of the 21st International Symposium on Computer Architecture (ISCA). 325--336","author":"Reinhardt Steven K.","unstructured":"Steven K. Reinhardt , James R. Larus , and David A. Wood . 1994. Tempest and Typhoon: User-Level Shared Memory .. In Proceedings of the 21st International Symposium on Computer Architecture (ISCA). 325--336 . Steven K. Reinhardt, James R. Larus, and David A. Wood. 1994. Tempest and Typhoon: User-Level Shared Memory.. In Proceedings of the 21st International Symposium on Computer Architecture (ISCA). 325--336."},{"key":"e_1_3_2_1_45_1","unstructured":"RISC-V International. 2022. Specifications. https:\/\/riscv.org\/technical\/specifications\/  RISC-V International. 2022. Specifications. https:\/\/riscv.org\/technical\/specifications\/"},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XV). 323--334","author":"Romanescu Bogdan F.","unstructured":"Bogdan F. Romanescu , Alvin R. Lebeck , and Daniel J. Sorin . 2010. Specifying and dynamically verifying address translation-aware memory consistency .. In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XV). 323--334 . Bogdan F. Romanescu, Alvin R. Lebeck, and Daniel J. Sorin. 2010. Specifying and dynamically verifying address translation-aware memory consistency.. In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XV). 323--334."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400097.1400108"},{"key":"e_1_3_2_1_48_1","volume-title":"Wood","author":"Sardashti Somayeh","year":"2015","unstructured":"Somayeh Sardashti , Angelos Arelakis , Per Stenstr\u00f6m , and David A . Wood . 2015 . A Primer on Compression in the Memory Hierarchy. Morgan & Claypool Publishers . Somayeh Sardashti, Angelos Arelakis, Per Stenstr\u00f6m, and David A. Wood. 2015. A Primer on Compression in the Memory Hierarchy. Morgan & Claypool Publishers."},{"key":"e_1_3_2_1_49_1","volume-title":"Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI). 297--306","author":"Schoinas Ioannis","unstructured":"Ioannis Schoinas , Babak Falsafi , Alvin R. Lebeck , Steven K. Reinhardt , James R. Larus , and David A. Wood . 1994. Fine-grain Access Control for Distributed Shared Memory .. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI). 297--306 . Ioannis Schoinas, Babak Falsafi, Alvin R. Lebeck, Steven K. Reinhardt, James R. Larus, and David A. Wood. 1994. Fine-grain Access Control for Distributed Shared Memory.. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI). 297--306."},{"key":"e_1_3_2_1_50_1","volume-title":"Proceedings of the 49th International Symposium on Computer Architecture (ISCA). 42--58","author":"Schwedock Brian C.","year":"2022","unstructured":"Brian C. Schwedock , Piratach Yoovidhya , Jennifer Seibert , and Nathan Beckmann . 2022 . t\u00e4k--- : a polymorphic cache hierarchy for general-purpose optimization of data movement .. In Proceedings of the 49th International Symposium on Computer Architecture (ISCA). 42--58 . Brian C. Schwedock, Piratach Yoovidhya, Jennifer Seibert, and Nathan Beckmann. 2022. t\u00e4k--- : a polymorphic cache hierarchy for general-purpose optimization of data movement.. In Proceedings of the 49th International Symposium on Computer Architecture (ISCA). 42--58."},{"key":"e_1_3_2_1_51_1","unstructured":"SiFive Inc. 2017. SiFive TileLink Specification. https:\/\/static.dev.sifive.com\/docs\/tilelink\/tilelink-spec-1.7-draft.pdf  SiFive Inc. 2017. SiFive TileLink Specification. https:\/\/static.dev.sifive.com\/docs\/tilelink\/tilelink-spec-1.7-draft.pdf"},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of the 39th International Symposium on Computer Architecture (ISCA). 524--535","author":"Singh Abhayendra","year":"2012","unstructured":"Abhayendra Singh , Satish Narayanasamy , Daniel Marino , Todd D. Millstein , and Madanlal Musuvathi . 2012 . End-to-end sequential consistency .. In Proceedings of the 39th International Symposium on Computer Architecture (ISCA). 524--535 . Abhayendra Singh, Satish Narayanasamy, Daniel Marino, Todd D. Millstein, and Madanlal Musuvathi. 2012. End-to-end sequential consistency.. In Proceedings of the 39th International Symposium on Computer Architecture (ISCA). 524--535."},{"key":"e_1_3_2_1_53_1","volume-title":"Proceedings of the 12th International Symposium on Computer Architecture (ISCA). 36--44","author":"Smithand James E.","unstructured":"James E. Smithand Andrew R. Pleszkun . 1985. Implementation of Precise Interrupts in Pipelined Processors .. In Proceedings of the 12th International Symposium on Computer Architecture (ISCA). 36--44 . James E. Smithand Andrew R. Pleszkun. 1985. Implementation of Precise Interrupts in Pipelined Processors.. In Proceedings of the 12th International Symposium on Computer Architecture (ISCA). 36--44."},{"key":"e_1_3_2_1_54_1","volume-title":"Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XX). 297--310","author":"Sridharan Vilas","year":"2015","unstructured":"Vilas Sridharan , Nathan DeBardeleben , Sean Blanchard , Kurt B. Ferreira , Jon Stearley , John Shalf , and Sudhanva Gurumurthi . 2015 . Memory Errors in Modern Systems: The Good, The Bad, and The Ugly .. In Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XX). 297--310 . Vilas Sridharan, Nathan DeBardeleben, Sean Blanchard, Kurt B. Ferreira, Jon Stearley, John Shalf, and Sudhanva Gurumurthi. 2015. Memory Errors in Modern Systems: The Good, The Bad, and The Ugly.. In Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XX). 297--310."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123950"},{"key":"e_1_3_2_1_56_1","volume-title":"Weaver and Tom Germond","author":"David","year":"1994","unstructured":"David L. Weaver and Tom Germond . 1994 . The SPARC Architecture Manual - Version 9. https:\/\/www.cs.utexas.edu\/users\/novak\/sparcv9.pdf David L. Weaver and Tom Germond. 1994. The SPARC Architecture Manual - Version 9. https:\/\/www.cs.utexas.edu\/users\/novak\/sparcv9.pdf"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"},{"key":"e_1_3_2_1_58_1","unstructured":"Wikichip. 2020. AMD Zen3. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen_3.  Wikichip. 2020. AMD Zen3. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen_3."},{"key":"e_1_3_2_1_59_1","unstructured":"Wikichip. 2020. ARM Cortex A76. https:\/\/en.wikichip.org\/wiki\/arm_holdings\/microarchitectures\/cortex-a76.  Wikichip. 2020. ARM Cortex A76. https:\/\/en.wikichip.org\/wiki\/arm_holdings\/microarchitectures\/cortex-a76."},{"key":"e_1_3_2_1_60_1","volume-title":"Proceedings of the 20th International Symposium on Computer Architecture (ISCA). 156--167","author":"Wood David A.","unstructured":"David A. Wood , Satish Chandra , Babak Falsafi , Mark D. Hill , James R. Larus , Alvin R. Lebeck , James C. Lewis , Shubhendu S. Mukherjee , Subbarao Palacharla , and Steven K. Reinhardt . 1993. Mechanisms for Cooperative Shared Memory .. In Proceedings of the 20th International Symposium on Computer Architecture (ISCA). 156--167 . David A. Wood, Satish Chandra, Babak Falsafi, Mark D. Hill, James R. Larus, Alvin R. Lebeck, James C. Lewis, Shubhendu S. Mukherjee, Subbarao Palacharla, and Steven K. Reinhardt. 1993. Mechanisms for Cooperative Shared Memory.. In Proceedings of the 20th International Symposium on Computer Architecture (ISCA). 156--167."},{"key":"e_1_3_2_1_61_1","volume-title":"Proceedings of the 13th International Symposium on Computer Architecture (ISCA). 358--365","author":"Wood David A.","unstructured":"David A. Wood , Susan J. Eggers , Garth A. Gibson , Mark D. Hill , Joan M. Pendleton , Scott A. Ritchie , George S. Taylor , Randy H. Katz , and David A. Patterson . 1986. An In-Cache Address Translation Mechanism .. In Proceedings of the 13th International Symposium on Computer Architecture (ISCA). 358--365 . David A. Wood, Susan J. Eggers, Garth A. Gibson, Mark D. Hill, Joan M. Pendleton, Scott A. Ritchie, George S. Taylor, Randy H. Katz, and David A. Patterson. 1986. An In-Cache Address Translation Mechanism.. In Proceedings of the 13th International Symposium on Computer Architecture (ISCA). 358--365."},{"key":"e_1_3_2_1_62_1","volume-title":"Proceedings of the 55th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1178--1199","author":"Xu Yinan","year":"2022","unstructured":"Yinan Xu , Zihao Yu , Dan Tang , Guokai Chen , Lu Chen , Lingrui Gou , Yue Jin , Qianruo Li , Xin Li , Zuojun Li , Jiawei Lin , Tong Liu , Zhigang Liu , Jiazhan Tan , Huaqiang Wang , Huizhe Wang , Kaifan Wang , Chuanqi Zhang , Fawang Zhang , Linjuan Zhang , Zifei Zhang , Yangyang Zhao , Yaoyang Zhou , Yike Zhou , Jiangrui Zou , Ye Cai , Dandan Huan , Zusong Li , Jiye Zhao , Zihao Chen , Wei He , Qiyuan Quan , Xingwu Liu , Sa Wang , Kan Shi , Ninghui Sun , and Yungang Bao . 2022 . Towards Developing High Performance RISC-V Processors Using Agile Methodology .. In Proceedings of the 55th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1178--1199 . Yinan Xu, Zihao Yu, Dan Tang, Guokai Chen, Lu Chen, Lingrui Gou, Yue Jin, Qianruo Li, Xin Li, Zuojun Li, Jiawei Lin, Tong Liu, Zhigang Liu, Jiazhan Tan, Huaqiang Wang, Huizhe Wang, Kaifan Wang, Chuanqi Zhang, Fawang Zhang, Linjuan Zhang, Zifei Zhang, Yangyang Zhao, Yaoyang Zhou, Yike Zhou, Jiangrui Zou, Ye Cai, Dandan Huan, Zusong Li, Jiye Zhao, Zihao Chen, Wei He, Qiyuan Quan, Xingwu Liu, Sa Wang, Kan Shi, Ninghui Sun, and Yungang Bao. 2022. Towards Developing High Performance RISC-V Processors Using Agile Methodology.. In Proceedings of the 55th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1178--1199."},{"key":"e_1_3_2_1_63_1","volume-title":"Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXV). 1203--1216","author":"Zarandi Arash Pourhabibi","year":"2020","unstructured":"Arash Pourhabibi Zarandi , Siddharth Gupta , Hussein Kassir , Mark Sutherland , Zilu Tian , Mario Paulo Drumond , Babak Falsafi , and Christoph Koch . 2020 . Optimus Prime: Accelerating Data Transformation in Servers .. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXV). 1203--1216 . Arash Pourhabibi Zarandi, Siddharth Gupta, Hussein Kassir, Mark Sutherland, Zilu Tian, Mario Paulo Drumond, Babak Falsafi, and Christoph Koch. 2020. Optimus Prime: Accelerating Data Transformation in Servers.. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXV). 1203--1216."},{"key":"e_1_3_2_1_64_1","volume-title":"Proceedings of the 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 407--420","author":"Zarandi Arash Pourhabibi","year":"2021","unstructured":"Arash Pourhabibi Zarandi , Mark Sutherland , Alexandros Daglis , and Babak Falsafi . 2021 . Cerebros: Evading the RPC Tax in Datacenters .. In Proceedings of the 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 407--420 . Arash Pourhabibi Zarandi, Mark Sutherland, Alexandros Daglis, and Babak Falsafi. 2021. Cerebros: Evading the RPC Tax in Datacenters.. In Proceedings of the 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 407--420."},{"key":"e_1_3_2_1_65_1","volume-title":"Proceedings of the 2010 ACM\/IEEE Conference on Supercomputing (SC). 159--168","author":"Zhang Lixin","year":"2010","unstructured":"Lixin Zhang , Evan Speight , Ramakrishnan Rajamony , and Jiang Lin . 2010 . Enigma: architectural and operating system support for reducing the impact of address translation .. In Proceedings of the 2010 ACM\/IEEE Conference on Supercomputing (SC). 159--168 . Lixin Zhang, Evan Speight, Ramakrishnan Rajamony, and Jiang Lin. 2010. Enigma: architectural and operating system support for reducing the impact of address translation.. In Proceedings of the 2010 ACM\/IEEE Conference on Supercomputing (SC). 159--168."}],"event":{"name":"ISCA '23: 50th Annual International Symposium on Computer Architecture","location":"Orlando FL USA","acronym":"ISCA '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE"]},"container-title":["Proceedings of the 50th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589087","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:39Z","timestamp":1750178799000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589087"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":65,"alternative-id":["10.1145\/3579371.3589087","10.1145\/3579371"],"URL":"https:\/\/doi.org\/10.1145\/3579371.3589087","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2023-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}