{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:57Z","timestamp":1772725617197,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2023R1A2C2004229"],"award-info":[{"award-number":["2023R1A2C2004229"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2021R1A2C4001773"],"award-info":[{"award-number":["2021R1A2C4001773"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Institution of Information and communications Technology Planning and evaluation","award":["2020-0-01303"],"award-info":[{"award-number":["2020-0-01303"]}]},{"name":"Institution of Information and communications Technology Planning and evaluation","award":["2021-0-00524"],"award-info":[{"award-number":["2021-0-00524"]}]},{"name":"Institution of Information and communications Technology Planning and evaluation","award":["2022-0-00117"],"award-info":[{"award-number":["2022-0-00117"]}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["G01200447"],"award-info":[{"award-number":["G01200447"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["G01220296"],"award-info":[{"award-number":["G01220296"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"KAIST IDEC"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3579371.3589096","type":"proceedings-article","created":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T20:25:28Z","timestamp":1686947128000},"page":"1-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Decoupled SSD: Rethinking SSD Architecture through Network-based Flash Controllers"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6175-6333","authenticated-orcid":false,"given":"Jiho","family":"Kim","sequence":"first","affiliation":[{"name":"Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9832-5801","authenticated-orcid":false,"given":"Myoungsoo","family":"Jung","sequence":"additional","affiliation":[{"name":"Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3958-3891","authenticated-orcid":false,"given":"John","family":"Kim","sequence":"additional","affiliation":[{"name":"Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2023,6,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM. 2023. AMBA AXI and ACE Protocol Specification. https:\/\/developer.arm.com\/documentation\/ihi0022\/e\/AMBA-AXI3-and-AXI4-Protocol-Specification.  ARM. 2023. AMBA AXI and ACE Protocol Specification. https:\/\/developer.arm.com\/documentation\/ihi0022\/e\/AMBA-AXI3-and-AXI4-Protocol-Specification."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"e_1_3_2_1_6_1","volume-title":"2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 338--340","author":"Cheong Wooseong","year":"2018","unstructured":"Wooseong Cheong , Chanho Yoon , Seonghoon Woo , Kyuwook Han , Daehyun Kim , Chulseung Lee , Youra Choi , Shine Kim , Dongku Kang , Geunyeong Yu , 2018 . A flash memory controller for 15\u03bcs ultra-low-latency ssd using high-speed 3d nand flash with 3\u03bcs read time . In 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 338--340 . Wooseong Cheong, Chanho Yoon, Seonghoon Woo, Kyuwook Han, Daehyun Kim, Chulseung Lee, Youra Choi, Shine Kim, Dongku Kang, Geunyeong Yu, et al. 2018. A flash memory controller for 15\u03bcs ultra-low-latency ssd using high-speed 3d nand flash with 3\u03bcs read time. In 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 338--340."},{"key":"e_1_3_2_1_7_1","unstructured":"W. J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann San Francisco CA.  W. J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann San Francisco CA."},{"key":"e_1_3_2_1_8_1","unstructured":"NVM Express. 2019. https:\/\/nvmexpress.org\/wp-content\/uploads\/NVM-Express-1_4-2019.06.10-Ratified.pdf.  NVM Express. 2019. https:\/\/nvmexpress.org\/wp-content\/uploads\/NVM-Express-1_4-2019.06.10-Ratified.pdf."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2987894"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00045"},{"key":"e_1_3_2_1_11_1","first-page":"1293","article-title":"A 520k (18900, 17010) array dispersion LDPC decoder architectures for NAND flash memory","volume":"24","author":"Ho Kin-Chu","year":"2015","unstructured":"Kin-Chu Ho , Chih-Lung Chen , and Hsie-Chia Chang . 2015 . A 520k (18900, 17010) array dispersion LDPC decoder architectures for NAND flash memory . IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 , 4 (2015), 1293 -- 1304 . Kin-Chu Ho, Chih-Lung Chen, and Hsie-Chia Chang. 2015. A 520k (18900, 17010) array dispersion LDPC decoder architectures for NAND flash memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24, 4 (2015), 1293--1304.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_12_1","volume-title":"Improving SSD Performance Using Adaptive Restricted-Copyback Operations. In 2019 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 1--6.","author":"Hong Duwon","year":"2019","unstructured":"Duwon Hong , Myungsuk Kim , Jisung Park , Myoungsoo Jung , and Jihong Kim . 2019 . Improving SSD Performance Using Adaptive Restricted-Copyback Operations. In 2019 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 1--6. Duwon Hong, Myungsuk Kim, Jisung Park, Myoungsoo Jung, and Jihong Kim. 2019. Improving SSD Performance Using Adaptive Restricted-Copyback Operations. In 2019 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 1--6."},{"key":"e_1_3_2_1_13_1","volume-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 220--221","author":"Huh Hwang","year":"2020","unstructured":"Hwang Huh , Wanik Cho , Jinhaeng Lee , Yujong Noh , Yongsoon Park , Sunghwa Ok , Jongwoo Kim , Kayoung Cho , Hyunchul Lee , Geonu Kim , 2020 . 13.2 a 1tb 4b\/cell 96-stacked-wl 3d nand flash memory with 30mb\/s program throughput using peripheral circuit under memory cell array technique . In 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 220--221 . Hwang Huh, Wanik Cho, Jinhaeng Lee, Yujong Noh, Yongsoon Park, Sunghwa Ok, Jongwoo Kim, Kayoung Cho, Hyunchul Lee, Geonu Kim, et al. 2020. 13.2 a 1tb 4b\/cell 96-stacked-wl 3d nand flash memory with 30mb\/s program throughput using peripheral circuit under memory cell array technique. In 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 220--221."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_15_1","volume-title":"12th USENIX Conference on File and Storage Technologies (FAST 14)","author":"Jimenez Xavier","year":"2014","unstructured":"Xavier Jimenez , David Novo , and Paolo Ienne . 2014 . Wear Unleveling: Improving NAND Flash Lifetime by Balancing Page Endurance . In 12th USENIX Conference on File and Storage Technologies (FAST 14) . 47--59. Xavier Jimenez, David Novo, and Paolo Ienne. 2014. Wear Unleveling: Improving NAND Flash Lifetime by Balancing Page Endurance. In 12th USENIX Conference on File and Storage Technologies (FAST 14). 47--59."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 2020 USENIX Conference on Usenix Annual Technical Conference. 649--656","author":"Jung Myoungsoo","year":"2020","unstructured":"Myoungsoo Jung . 2020 . OpenExpress: Fully hardware automated open research framework for future fast NVMe devices . In Proceedings of the 2020 USENIX Conference on Usenix Annual Technical Conference. 649--656 . Myoungsoo Jung. 2020. OpenExpress: Fully hardware automated open research framework for future fast NVMe devices. In Proceedings of the 2020 USENIX Conference on Usenix Annual Technical Conference. 649--656."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665715"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176911"},{"key":"e_1_3_2_1_19_1","volume-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 218--220","author":"Kim Doo-Hyun","year":"2020","unstructured":"Doo-Hyun Kim , Hyunggon Kim , Sungwon Yun , Youngsun Song , Jisu Kim , Sung-Min Joe , Kyung-Hwa Kang , Joonsuc Jang , Hyun-Jun Yoon , Kanabin Lee , 2020 . 13.1 A 1Tb 4b\/cell NAND Flash Memory with t PROG= 2ms, t R= 110\u03bcs and 1.2 Gb\/s High-Speed IO Rate . In 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 218--220 . Doo-Hyun Kim, Hyunggon Kim, Sungwon Yun, Youngsun Song, Jisu Kim, Sung-Min Joe, Kyung-Hwa Kang, Joonsuc Jang, Hyun-Jun Yoon, Kanabin Lee, et al. 2020. 13.1 A 1Tb 4b\/cell NAND Flash Memory with t PROG= 2ms, t R= 110\u03bcs and 1.2 Gb\/s High-Speed IO Rate. In 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 218--220."},{"key":"e_1_3_2_1_20_1","first-page":"1","article-title":"BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage","volume":"8","author":"Kim Hyojun","year":"2008","unstructured":"Hyojun Kim and Seongjun Ahn . 2008 . BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage .. In FAST , Vol. 8. 1 -- 14 . Hyojun Kim and Seongjun Ahn. 2008. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage.. In FAST, Vol. 8. 1--14.","journal-title":"FAST"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3118688"},{"key":"e_1_3_2_1_22_1","volume-title":"Networked SSD: Flash Memory Interconnection Network for High-Bandwidth SSD. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 388--403","author":"Kim Jiho","year":"2022","unstructured":"Jiho Kim , Seokwon Kang , Yongjun Park , and John Kim . 2022 . Networked SSD: Flash Memory Interconnection Network for High-Bandwidth SSD. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 388--403 . Jiho Kim, Seokwon Kang, Yongjun Park, and John Kim. 2022. Networked SSD: Flash Memory Interconnection Network for High-Bandwidth SSD. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 388--403."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167759"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762711"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"e_1_3_2_1_26_1","volume-title":"2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 426--439","author":"Liu Chun-Yi","year":"2021","unstructured":"Chun-Yi Liu , Yunju Lee , Wonil Choi , Myoungsoo Jung , Mahmut Taylan Kandemir , and Chita Das . 2021 . GSSA: A resource allocation scheme customized for 3D NAND SSDs . In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 426--439 . Chun-Yi Liu, Yunju Lee, Wonil Choi, Myoungsoo Jung, Mahmut Taylan Kandemir, and Chita Das. 2021. GSSA: A resource allocation scheme customized for 3D NAND SSDs. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 426--439."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00050"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3224432"},{"key":"e_1_3_2_1_29_1","unstructured":"Marvell. 2020. 88SS1098 SSD Controller. https:\/\/www.marvell.com\/content\/dam\/marvell\/en\/public-collateral\/storage\/marvell-storage-88ss1098-product-brief-2018-03.pdf.  Marvell. 2020. 88SS1098 SSD Controller. https:\/\/www.marvell.com\/content\/dam\/marvell\/en\/public-collateral\/storage\/marvell-storage-88ss1098-product-brief-2018-03.pdf."},{"key":"e_1_3_2_1_30_1","unstructured":"MARVELL. 2021. Marvell Bravera SC5 SSD Controllers. https:\/\/www.marvell.com\/content\/dam\/marvell\/en\/public-collateral\/storage\/marvell-ssd-mv-ss1331-1333-product-brief.pdf.  MARVELL. 2021. Marvell Bravera SC5 SSD Controllers. https:\/\/www.marvell.com\/content\/dam\/marvell\/en\/public-collateral\/storage\/marvell-ssd-mv-ss1331-1333-product-brief.pdf."},{"key":"e_1_3_2_1_31_1","unstructured":"ONFI. Feb 2020. Open NAND Flash Interface Specification rev 4.2\". http:\/\/www.onfi.org\/specifications.  ONFI. Feb 2020. Open NAND Flash Interface Specification rev 4.2\". http:\/\/www.onfi.org\/specifications."},{"key":"e_1_3_2_1_32_1","first-page":"1350","article-title":"Error rate-based wear-leveling for NAND flash memory at highly scaled technology nodes","volume":"21","author":"Pan Yangyang","year":"2012","unstructured":"Yangyang Pan , Guiqiang Dong , and Tong Zhang . 2012 . Error rate-based wear-leveling for NAND flash memory at highly scaled technology nodes . IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 , 7 (2012), 1350 -- 1354 . Yangyang Pan, Guiqiang Dong, and Tong Zhang. 2012. Error rate-based wear-leveling for NAND flash memory at highly scaled technology nodes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 7 (2012), 1350--1354.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_33_1","first-page":"1344","article-title":"A high-performance and scalable NVMe controller featuring hardware acceleration","volume":"41","author":"Qiu Yunhui","year":"2021","unstructured":"Yunhui Qiu , Wenbo Yin , and Lingli Wang . 2021 . A high-performance and scalable NVMe controller featuring hardware acceleration . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 , 5 (2021), 1344 -- 1357 . Yunhui Qiu, Wenbo Yin, and Lingli Wang. 2021. A high-performance and scalable NVMe controller featuring hardware acceleration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41, 5 (2021), 1344--1357.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_34_1","volume-title":"Flash Reliability in Production: The Expected and the Unexpected. In 14th USENIX Conference on File and Storage Technologies (FAST 16)","author":"Schroeder Bianca","year":"2016","unstructured":"Bianca Schroeder , Raghav Lagisetty , and Arif Merchant . 2016 . Flash Reliability in Production: The Expected and the Unexpected. In 14th USENIX Conference on File and Storage Technologies (FAST 16) . USENIX Association, Santa Clara, CA, 67--80. https:\/\/www.usenix.org\/conference\/fast16\/technical-sessions\/presentation\/schroeder Bianca Schroeder, Raghav Lagisetty, and Arif Merchant. 2016. Flash Reliability in Production: The Expected and the Unexpected. In 14th USENIX Conference on File and Storage Technologies (FAST 16). USENIX Association, Santa Clara, CA, 67--80. https:\/\/www.usenix.org\/conference\/fast16\/technical-sessions\/presentation\/schroeder"},{"key":"e_1_3_2_1_35_1","volume-title":"SC'16: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 561--572","author":"Shahidi Narges","year":"2016","unstructured":"Narges Shahidi , Mahmut T Kandemir , Mohammad Arjomand , Chita R Das , Myoungsoo Jung , and Anand Sivasubramaniam . 2016 . Exploring the potentials of parallel garbage collection in ssds for enterprise storage systems . In SC'16: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 561--572 . Narges Shahidi, Mahmut T Kandemir, Mohammad Arjomand, Chita R Das, Myoungsoo Jung, and Anand Sivasubramaniam. 2016. Exploring the potentials of parallel garbage collection in ssds for enterprise storage systems. In SC'16: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 561--572."},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 211--223","author":"Shim Youngseop","year":"2019","unstructured":"Youngseop Shim , Myungsuk Kim , Myoungjun Chun , Jisung Park , Yoona Kim , and Jihong Kim . 2019 . Exploiting process similarity of 3d flash memory for high performance ssds . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 211--223 . Youngseop Shim, Myungsuk Kim, Myoungjun Chun, Jisung Park, Yoona Kim, and Jihong Kim. 2019. Exploiting process similarity of 3d flash memory for high performance ssds. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 211--223."},{"key":"e_1_3_2_1_37_1","volume-title":"Proc. Flash Memory Summit","author":"Song Yong Ho","year":"2014","unstructured":"Yong Ho Song , Sanghyuk Jung , Sang-Won Lee , and Jin-Soo Kim . 2014 . Cosmos openSSD: A PCIe-based open source SSD platform . Proc. Flash Memory Summit (2014). Yong Ho Song, Sanghyuk Jung, Sang-Won Lee, and Jin-Soo Kim. 2014. Cosmos openSSD: A PCIe-based open source SSD platform. Proc. Flash Memory Summit (2014)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"e_1_3_2_1_39_1","volume-title":"2007 IEEE international conference on Microelectronic Systems Education (MSE'07)","author":"Stine James E","year":"2007","unstructured":"James E Stine , Ivan Castellanos , Michael Wood , Jeff Henson , Fred Love , W Rhett Davis , Paul D Franzon , Michael Bucher , Sunil Basavarajaiah , Julie Oh , 2007 . FreePDK: An open-source variation-aware design kit . In 2007 IEEE international conference on Microelectronic Systems Education (MSE'07) . IEEE, 173--174. James E Stine, Ivan Castellanos, Michael Wood, Jeff Henson, Fred Love, W Rhett Davis, Paul D Franzon, Michael Bucher, Sunil Basavarajaiah, Julie Oh, et al. 2007. FreePDK: An open-source variation-aware design kit. In 2007 IEEE international conference on Microelectronic Systems Education (MSE'07). IEEE, 173--174."},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Wang Shunzhuo","year":"2019","unstructured":"Shunzhuo Wang , Fei Wu , Chengmo Yang , Jiaona Zhou , Changsheng Xie , and Jiguang Wan . 2019 . WAS: Wear aware superblock management for prolonging SSD lifetime . In Proceedings of the 56th Annual Design Automation Conference 2019. 1--6. Shunzhuo Wang, Fei Wu, Chengmo Yang, Jiaona Zhou, Changsheng Xie, and Jiguang Wan. 2019. WAS: Wear aware superblock management for prolonging SSD lifetime. In Proceedings of the 56th Annual Design Automation Conference 2019. 1--6."},{"key":"e_1_3_2_1_41_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 502--507","author":"Xue Jin","year":"2022","unstructured":"Jin Xue , Tianyu Wang , and Zili Shao . 2022 . MCMQ: Simulation Framework for Scalable Multi-Core Flash Firmware of Multi-Queue SSDs. In 2022 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 502--507 . Jin Xue, Tianyu Wang, and Zili Shao. 2022. MCMQ: Simulation Framework for Scalable Multi-Core Flash Firmware of Multi-Queue SSDs. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 502--507."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"e_1_3_2_1_43_1","volume-title":"Efficient Bad Block Management with Cluster Similarity. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 503--513","author":"Yen Jui-Nan","year":"2022","unstructured":"Jui-Nan Yen , Yao-Ching Hsieh , Cheng-Yu Chen , Tseng-Yi Chen , Chia-Lin Yang , Hsiang-Yun Cheng , and Yixin Luo . 2022 . Efficient Bad Block Management with Cluster Similarity. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 503--513 . Jui-Nan Yen, Yao-Ching Hsieh, Cheng-Yu Chen, Tseng-Yi Chen, Chia-Lin Yang, Hsiang-Yun Cheng, and Yixin Luo. 2022. Efficient Bad Block Management with Cluster Similarity. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 503--513."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/3386691.3386704"},{"key":"e_1_3_2_1_45_1","volume-title":"11th USENIX Conference on File and Storage Technologies (FAST 13)","author":"Zhao Kai","year":"2013","unstructured":"Kai Zhao , Wenzhe Zhao , Hongbin Sun , Xiaodong Zhang , Nanning Zheng , and Tong Zhang . 2013 . LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives . In 11th USENIX Conference on File and Storage Technologies (FAST 13) . 243--256. Kai Zhao, Wenzhe Zhao, Hongbin Sun, Xiaodong Zhang, Nanning Zheng, and Tong Zhang. 2013. LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives. In 11th USENIX Conference on File and Storage Technologies (FAST 13). 243--256."}],"event":{"name":"ISCA '23: 50th Annual International Symposium on Computer Architecture","location":"Orlando FL USA","acronym":"ISCA '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE"]},"container-title":["Proceedings of the 50th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589096","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:39Z","timestamp":1750178799000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589096"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":45,"alternative-id":["10.1145\/3579371.3589096","10.1145\/3579371"],"URL":"https:\/\/doi.org\/10.1145\/3579371.3589096","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2023-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}