{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T05:29:21Z","timestamp":1769837361888,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":104,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3579371.3589349","type":"proceedings-article","created":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T20:25:28Z","timestamp":1686947128000},"page":"1-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A Research Retrospective on AMD's Exascale Computing Journey"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4616-0144","authenticated-orcid":false,"given":"Gabriel H.","family":"Loh","sequence":"first","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1305-406X","authenticated-orcid":false,"given":"Michael J.","family":"Schulte","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7091-6982","authenticated-orcid":false,"given":"Mike","family":"Ignatowski","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7011-7082","authenticated-orcid":false,"given":"Vignesh","family":"Adhinarayanan","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9552-0508","authenticated-orcid":false,"given":"Shaizeen","family":"Aga","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2242-8564","authenticated-orcid":false,"given":"Derrick","family":"Aguren","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9867-6663","authenticated-orcid":false,"given":"Varun","family":"Agrawal","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5467-8357","authenticated-orcid":false,"given":"Ashwin M.","family":"Aji","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5272-2396","authenticated-orcid":false,"given":"Johnathan","family":"Alsop","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3513-8264","authenticated-orcid":false,"given":"Paul","family":"Bauman","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5444-6521","authenticated-orcid":false,"given":"Bradford M.","family":"Beckmann","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc, Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0662-3214","authenticated-orcid":false,"given":"Majed Valad","family":"Beigi","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7412-5922","authenticated-orcid":false,"given":"Sergey","family":"Blagodurov","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1627-7069","authenticated-orcid":false,"given":"Travis","family":"Boraten","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-8764-6021","authenticated-orcid":false,"given":"Michael","family":"Boyer","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6885-120X","authenticated-orcid":false,"given":"William C.","family":"Brantley","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1293-7525","authenticated-orcid":false,"given":"Noel","family":"Chalmers","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2420-7722","authenticated-orcid":false,"given":"Shaoming","family":"Chen","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-7005-9428","authenticated-orcid":false,"given":"Kevin","family":"Cheng","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-0849-9293","authenticated-orcid":false,"given":"Michael L.","family":"Chu","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-1521-8328","authenticated-orcid":false,"given":"David","family":"Cownie","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0303-4711","authenticated-orcid":false,"given":"Nicholas","family":"Curtis","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7107-4303","authenticated-orcid":false,"given":"Joris","family":"Del Pino","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9634-2956","authenticated-orcid":false,"given":"Nam","family":"Duong","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8500-411X","authenticated-orcid":false,"given":"Alexandru","family":"Du\u021bu","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6541-085X","authenticated-orcid":false,"given":"Yasuko","family":"Eckert","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-7414-8567","authenticated-orcid":false,"given":"Christopher","family":"Erb","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6051-1975","authenticated-orcid":false,"given":"Chip","family":"Freitag","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0181-5511","authenticated-orcid":false,"given":"Joseph L.","family":"Greathouse","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1740-7304","authenticated-orcid":false,"given":"Sudhanva","family":"Gurumurthi","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4761-3838","authenticated-orcid":false,"given":"Anthony","family":"Gutierrez","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4836-5335","authenticated-orcid":false,"given":"Khaled","family":"Hamidouche","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-8633-0105","authenticated-orcid":false,"given":"Sachin","family":"Hossamani","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3547-319X","authenticated-orcid":false,"given":"Wei","family":"Huang","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9980-9720","authenticated-orcid":false,"given":"Mahzabeen","family":"Islam","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2973-9479","authenticated-orcid":false,"given":"Nuwan","family":"Jayasena","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-9835-1254","authenticated-orcid":false,"given":"John","family":"Kalamatianos","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4482-3115","authenticated-orcid":false,"given":"Onur","family":"Kayiran","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Rochester, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1931-8599","authenticated-orcid":false,"given":"Jagadish","family":"Kotra","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4498-9628","authenticated-orcid":false,"given":"Alan","family":"Lee","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8929-7837","authenticated-orcid":false,"given":"Daniel","family":"Lowell","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0109-4882","authenticated-orcid":false,"given":"Niti","family":"Madan","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0032-2299","authenticated-orcid":false,"given":"Abhinandan","family":"Majumdar","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6259-7453","authenticated-orcid":false,"given":"Nicholas","family":"Malaya","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6153-8255","authenticated-orcid":false,"given":"Srilatha","family":"Manne","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1951-5026","authenticated-orcid":false,"given":"Susumu","family":"Mashimo","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5865-9322","authenticated-orcid":false,"given":"Damon","family":"McDougall","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5910-9390","authenticated-orcid":false,"given":"Elliot","family":"Mednick","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0432-5231","authenticated-orcid":false,"given":"Michael","family":"Mishkin","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Orlando, FL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1129-5053","authenticated-orcid":false,"given":"Mark","family":"Nutter","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5175-5207","authenticated-orcid":false,"given":"Indrani","family":"Paul","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9399-9682","authenticated-orcid":false,"given":"Matthew","family":"Poremba","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0223-1641","authenticated-orcid":false,"given":"Brandon","family":"Potter","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2311-8417","authenticated-orcid":false,"given":"Kishore","family":"Punniyamurthy","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0285-5742","authenticated-orcid":false,"given":"Sooraj","family":"Puthoor","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8290-1675","authenticated-orcid":false,"given":"Steven E.","family":"Raasch","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6849-4041","authenticated-orcid":false,"given":"Karthik","family":"Rao","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3549-8135","authenticated-orcid":false,"given":"Gregory","family":"Rodgers","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7725-5947","authenticated-orcid":false,"given":"Marko","family":"Scrbak","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4277-9713","authenticated-orcid":false,"given":"Mohammad","family":"Seyedzadeh","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4730-5201","authenticated-orcid":false,"given":"John","family":"Slice","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2944-2799","authenticated-orcid":false,"given":"Vilas","family":"Sridharan","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5734-4201","authenticated-orcid":false,"given":"Ren\u00e9","family":"van Oostrum","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4715-8450","authenticated-orcid":false,"given":"Eric","family":"van Tassell","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0593-4780","authenticated-orcid":false,"given":"Abhinav","family":"Vishnu","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2021-1329","authenticated-orcid":false,"given":"Samuel","family":"Wasmundt","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., San Diego, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7730-448X","authenticated-orcid":false,"given":"Mark","family":"Wilkening","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7935-421X","authenticated-orcid":false,"given":"Noah","family":"Wolfe","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3135-4536","authenticated-orcid":false,"given":"Mark","family":"Wyse","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0210-2691","authenticated-orcid":false,"given":"Adithya","family":"Yalavarti","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2553-6505","authenticated-orcid":false,"given":"Dmitri","family":"Yudanov","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Folsom, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2023,6,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)","author":"Adhinarayanan V.","year":"2016","unstructured":"V. Adhinarayanan , I. Paul , J. L. Greathouse , W. Huang , A. Pattnaik , W. Feng , \" Measuring and Modeling On-Chip Interconnect Power on Real Hardware ,\" Proceedings of the IEEE International Symposium on Workload Characterization (IISWC) , September 2016 . V. Adhinarayanan, I. Paul, J. L. Greathouse, W. Huang, A. Pattnaik, W. Feng, \"Measuring and Modeling On-Chip Interconnect Power on Real Hardware,\" Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), September 2016."},{"key":"e_1_3_2_1_2_1","unstructured":"Advanced Micro Devices Inc. \"AMD 25x20 Energy Efficiency Initiative \" 2014 https:\/\/www.amd.com\/en\/technologies\/25x20.  Advanced Micro Devices Inc. \"AMD 25x20 Energy Efficiency Initiative \" 2014 https:\/\/www.amd.com\/en\/technologies\/25x20."},{"key":"e_1_3_2_1_3_1","unstructured":"Advanced Micro Devices Inc. \"AMD Announces Ambitious Goal to Increase Energy Efficiency of Processors Running AI Training and High Performance Computing Applications 30x by 2025 \" Press Release September 2021.  Advanced Micro Devices Inc. \"AMD Announces Ambitious Goal to Increase Energy Efficiency of Processors Running AI Training and High Performance Computing Applications 30x by 2025 \" Press Release September 2021."},{"key":"e_1_3_2_1_4_1","unstructured":"Advanced Micro Devices Inc. \"AMD Awarded $32 Million for 'Extreme Scale' High-Performance Computing Research Focused on I APUs and Memory \" Press Release November 2014.  Advanced Micro Devices Inc. \"AMD Awarded $32 Million for 'Extreme Scale' High-Performance Computing Research Focused on I APUs and Memory \" Press Release November 2014."},{"key":"e_1_3_2_1_5_1","unstructured":"Advanced Micro Devices Inc. \"AMD Fusion APU Codenamed \"Llano\" Demonstrated at the 6th Annual AMD Technical Forum & Exhibition 2010 \" Press Release October 2010.  Advanced Micro Devices Inc. \"AMD Fusion APU Codenamed \"Llano\" Demonstrated at the 6 th Annual AMD Technical Forum & Exhibition 2010 \" Press Release October 2010."},{"key":"e_1_3_2_1_6_1","unstructured":"Advanced Micro Devices Inc. \"AMD Instinct\u2122 MI200 Adopted for Large-Scale AI Training in Microsoft Azure \" Press Release May 2022.  Advanced Micro Devices Inc. \"AMD Instinct\u2122 MI200 Adopted for Large-Scale AI Training in Microsoft Azure \" Press Release May 2022."},{"key":"e_1_3_2_1_7_1","unstructured":"Advanced Micro Devices Inc. \"AMD Selected by U.S. Government to Help Engineer and Shape the Future of High Performance Computing \" Press Release July 2012.  Advanced Micro Devices Inc. \"AMD Selected by U.S. Government to Help Engineer and Shape the Future of High Performance Computing \" Press Release July 2012."},{"key":"e_1_3_2_1_8_1","unstructured":"Advanced Micro Devices Inc. \"AMD Selected by the U.S. Department of Energy to Help Drive Next-Generation Supercomputing Hardware Architecture \" Press Release June 2017.  Advanced Micro Devices Inc. \"AMD Selected by the U.S. Department of Energy to Help Drive Next-Generation Supercomputing Hardware Architecture \" Press Release June 2017."},{"key":"e_1_3_2_1_9_1","unstructured":"Advanced Micro Devices Inc. \"AMD Ushers in a New Era of PC Gaming with Radeon\u2122 R9 and R7 300 Series Graphics Line-Up including World's First Graphics Family with Revolutionary HBM Technology \" Press Release June 2015.  Advanced Micro Devices Inc. \"AMD Ushers in a New Era of PC Gaming with Radeon\u2122 R9 and R7 300 Series Graphics Line-Up including World's First Graphics Family with Revolutionary HBM Technology \" Press Release June 2015."},{"key":"e_1_3_2_1_10_1","unstructured":"Advanced Micro Devices Inc. \"AMD Instinct\u2122 MI200 Series Accelerator \" 2022 https:\/\/www.amd.com\/system\/files\/documents\/amd-instinct-mi200-datasheet.pdf.  Advanced Micro Devices Inc. \"AMD Instinct\u2122 MI200 Series Accelerator \" 2022 https:\/\/www.amd.com\/system\/files\/documents\/amd-instinct-mi200-datasheet.pdf."},{"key":"e_1_3_2_1_11_1","unstructured":"Advanced Micro Devices Inc. \"Introducing AMD CDNA\u2122 2 Architecture \" 2021 https:\/\/www.amd.com\/system\/files\/documents\/amd-cdna-whitepa-per.pdf  Advanced Micro Devices Inc. \"Introducing AMD CDNA\u2122 2 Architecture \" 2021 https:\/\/www.amd.com\/system\/files\/documents\/amd-cdna-whitepa-per.pdf"},{"key":"e_1_3_2_1_12_1","volume-title":"Resilience: AMD Response to COVID-19,\" https:\/\/www.amd.com\/en\/corporate\/amd-covid-19-response","author":"Devices Advanced Micro","year":"2020","unstructured":"Advanced Micro Devices , Inc ., \"Shared Resilience: AMD Response to COVID-19,\" https:\/\/www.amd.com\/en\/corporate\/amd-covid-19-response , 2020 . Advanced Micro Devices, Inc., \"Shared Resilience: AMD Response to COVID-19,\" https:\/\/www.amd.com\/en\/corporate\/amd-covid-19-response, 2020."},{"key":"e_1_3_2_1_13_1","unstructured":"Advanced Micro Devices Inc. \"U.S. Government Awards AMD Contract to Research Interconnect Architectures for High-Performance Computing \" Press Release November 2013.  Advanced Micro Devices Inc. \"U.S. Government Awards AMD Contract to Research Interconnect Architectures for High-Performance Computing \" Press Release November 2013."},{"key":"e_1_3_2_1_14_1","unstructured":"Advanced Micro Devices Inc. \"AMD ROCm Open Software Platform for GPU Compute \" http:\/\/www.amd.com\/ROCm 2022.  Advanced Micro Devices Inc. \"AMD ROCm Open Software Platform for GPU Compute \" http:\/\/www.amd.com\/ROCm 2022."},{"key":"e_1_3_2_1_15_1","unstructured":"Advanced Micro Devices Inc. \"ATMI (Asynchronous Task and Memory Interface) \" https:\/\/github.com\/RadeonOpenCompute\/atmi.  Advanced Micro Devices Inc. \"ATMI (Asynchronous Task and Memory Interface) \" https:\/\/github.com\/RadeonOpenCompute\/atmi."},{"key":"e_1_3_2_1_16_1","unstructured":"Advanced Micro Devices Inc. \"DAGEE (Directed Acyclic Graph Execution Engine) \" https:\/\/github.com\/AMDResearch\/DAGEE.  Advanced Micro Devices Inc. \"DAGEE (Directed Acyclic Graph Execution Engine) \" https:\/\/github.com\/AMDResearch\/DAGEE."},{"key":"e_1_3_2_1_17_1","volume-title":"Request for Information (RFI) No. 1-KD73-I-31583-00, \"Project: Exascale Research and Development","author":"Argonne National Laboratory","year":"2011","unstructured":"Argonne National Laboratory , Request for Information (RFI) No. 1-KD73-I-31583-00, \"Project: Exascale Research and Development ,\" July 2011 . Argonne National Laboratory, Request for Information (RFI) No. 1-KD73-I-31583-00, \"Project: Exascale Research and Development,\" July 2011."},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. Of the ACM Int'l Conf. on Measurement and Modeling of Computer Systems (SIGMETRICS)","author":"Arora M.","year":"2014","unstructured":"M. Arora , S. Manne , Y. Eckert , I. Paul , N. Jayasena , D. Tullsen , \" A Comparison of Core Power Gating Strategies Implemented in Modern Hardware ,\" Proc. Of the ACM Int'l Conf. on Measurement and Modeling of Computer Systems (SIGMETRICS) , June 2014 . M. Arora, S. Manne, Y. Eckert, I. Paul, N. Jayasena, D. Tullsen, \"A Comparison of Core Power Gating Strategies Implemented in Modern Hardware,\" Proc. Of the ACM Int'l Conf. on Measurement and Modeling of Computer Systems (SIGMETRICS), June 2014."},{"key":"e_1_3_2_1_19_1","volume-title":"The architecture and performance of Roadrunner,\" Proceedings of the Supercomputer (SC) conference","author":"Barker K. J.","year":"2008","unstructured":"K. J. Barker , K. Davis , A. Hoisie , D. J. Kerbyson , M. Lang , S. Pakin , J. C. Sancho , \" Entering the petaflop era : The architecture and performance of Roadrunner,\" Proceedings of the Supercomputer (SC) conference , 2008 . K. J. Barker, K. Davis, A. Hoisie, D. J. Kerbyson, M. Lang, S. Pakin, J. C. Sancho, \"Entering the petaflop era: The architecture and performance of Roadrunner,\" Proceedings of the Supercomputer (SC) conference, 2008."},{"key":"e_1_3_2_1_20_1","volume-title":"Portable Performance for Large-Scale Scientific Applications,\" International Workshop on Performance, Portability and Productivity in HPC (P3HPC)","author":"Beckingsale D. A.","year":"2019","unstructured":"D. A. Beckingsale , J. Burmark , R. Hornung , H. Jones , W. Killian , A. J. Kunen , O. Pearce , P. Robinson , B. S. Ryujin , T. R. W. Scogland , \"RAJA : Portable Performance for Large-Scale Scientific Applications,\" International Workshop on Performance, Portability and Productivity in HPC (P3HPC) , 2019 . D. A. Beckingsale, J. Burmark, R. Hornung, H. Jones, W. Killian, A. J. Kunen, O. Pearce, P. Robinson, B. S. Ryujin, T. R. W. Scogland, \"RAJA: Portable Performance for Large-Scale Scientific Applications,\" International Workshop on Performance, Portability and Productivity in HPC (P3HPC), 2019."},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE International Reliability Physics Symposium (IRPS)","author":"Beigi M. V.","year":"2022","unstructured":"M. V. Beigi , V. Sridharan , S. Gurumurthi , \"Reliability, Availability, and Serviceability Challenges for Heterogeneous System Design ,\" IEEE International Reliability Physics Symposium (IRPS) , March 2022 . M. V. Beigi, V. Sridharan, S. Gurumurthi, \"Reliability, Availability, and Serviceability Challenges for Heterogeneous System Design,\" IEEE International Reliability Physics Symposium (IRPS), March 2022."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"M. V. Beigi Y. Cao S. Gurumurthi C. Recchia A. Walton V. Sridharan \"A Systematic Study of DDR4 DRAM Faults in the Field \" IEEE International Symposium on High-Performance Computer Architecture February 2023.  M. V. Beigi Y. Cao S. Gurumurthi C. Recchia A. Walton V. Sridharan \"A Systematic Study of DDR4 DRAM Faults in the Field \" IEEE International Symposium on High-Performance Computer Architecture February 2023.","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148902"},{"key":"e_1_3_2_1_24_1","volume-title":"Dynamic Under-clocking and Bypassing in NOCs for Heterogeneous GPU Workloads,\" Proceedings of the International Symposium on Networks-on-Chip (NOCS)","author":"Bharadwaj S.","year":"2021","unstructured":"S. Bharadwaj , S. Das , Y. Eckert , M. Oskin , T. Krishna , \"DUB : Dynamic Under-clocking and Bypassing in NOCs for Heterogeneous GPU Workloads,\" Proceedings of the International Symposium on Networks-on-Chip (NOCS) , 2021 . S. Bharadwaj, S. Das, Y. Eckert, M. Oskin, T. Krishna, \"DUB: Dynamic Under-clocking and Bypassing in NOCs for Heterogeneous GPU Workloads,\" Proceedings of the International Symposium on Networks-on-Chip (NOCS), 2021."},{"key":"e_1_3_2_1_25_1","volume-title":"IEEE\/ACM International Symposium on Microarchitecture","author":"Black B.","year":"2013","unstructured":"B. Black , \" Die Stacking is Happening ,\" MICRO Keynote , IEEE\/ACM International Symposium on Microarchitecture , December 2013 . B. Black, \"Die Stacking is Happening,\" MICRO Keynote, IEEE\/ACM International Symposium on Microarchitecture, December 2013."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785534"},{"key":"e_1_3_2_1_27_1","volume-title":"A performance-portable GPU-accelerated C++ version of the NekBone benchmark,\" arXiv preprint arXiv:2202.12477","author":"Chalmers N.","year":"2022","unstructured":"N. Chalmers , A. Mishra , D. McDougall , T. Warburton , \"HipBone : A performance-portable GPU-accelerated C++ version of the NekBone benchmark,\" arXiv preprint arXiv:2202.12477 , 2022 . N. Chalmers, A. Mishra, D. McDougall, T. Warburton, \"HipBone: A performance-portable GPU-accelerated C++ version of the NekBone benchmark,\" arXiv preprint arXiv:2202.12477, 2022."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"S. Che M. Orr G. Rodgers J. Gallmeier \"Betweenness Centrality in an HSA-enabled System \" Proceedings of the ACM Workshop on High Performance Graph Processing (HPGP) 2016.  S. Che M. Orr G. Rodgers J. Gallmeier \"Betweenness Centrality in an HSA-enabled System \" Proceedings of the ACM Workshop on High Performance Graph Processing (HPGP) 2016.","DOI":"10.1145\/2915516.2915526"},{"key":"e_1_3_2_1_29_1","unstructured":"M. Chu A. Aji D. Lowell K. Hamidouche \"GPGPU Support in Chapel with the Radeon Open Compute Platform \" at the 4th Annual Chapel Implementers and Users Workshop 2017.  M. Chu A. Aji D. Lowell K. Hamidouche \"GPGPU Support in Chapel with the Radeon Open Compute Platform \" at the 4 th Annual Chapel Implementers and Users Workshop 2017."},{"key":"e_1_3_2_1_30_1","volume-title":"International Microsystems Packaging Assembly and Circuits Technology Conference","author":"Chung K.-W.","year":"2010","unstructured":"K.-W. Chung , S. Shih , S.-T. Lu , T.-H. Chen , C.-T. Chen , J. Ho , J.-J. Chen , J.- P. Lin , \"3 D Stacking DRAM using TSV Technology and Microbump Interconnect ,\" in the International Microsystems Packaging Assembly and Circuits Technology Conference , October 2010 . K.-W. Chung, S. Shih, S.-T. Lu, T.-H. Chen, C.-T. Chen, J. Ho, J.-J. Chen, J.- P. Lin, \"3D Stacking DRAM using TSV Technology and Microbump Interconnect,\" in the International Microsystems Packaging Assembly and Circuits Technology Conference, October 2010."},{"key":"e_1_3_2_1_31_1","volume-title":"March-April","author":"Conway P.","year":"2010","unstructured":"P. Conway , N. Kalyanasundharam , G. Donley , K. Lepak , B. Hughes , \" Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor ,\" IEEE Micro , Vol. 30 , Issue 2 , March-April 2010 . P. Conway, N. Kalyanasundharam, G. Donley, K. Lepak, B. Hughes, \"Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor,\" IEEE Micro, Vol. 30, Issue 2, March-April 2010."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"M. Daga M. Nutter M. Meswani \"Efficient Breadth-First Search on a Heterogeneous Processor \" Proceedings of the IEEE International Conference on Big Data 2014.  M. Daga M. Nutter M. Meswani \"Efficient Breadth-First Search on a Heterogeneous Processor \" Proceedings of the IEEE International Conference on Big Data 2014.","DOI":"10.1109\/BigData.2014.7004254"},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)","author":"Daga M.","year":"2015","unstructured":"M. Daga , Z. S. Tschirhart , C. Freitag , \" Exploring Parallel Programming Models on Heterogeneous Computing Systems ,\" Proceedings of the IEEE International Symposium on Workload Characterization (IISWC) , 2015 . M. Daga, Z. S. Tschirhart, C. Freitag, \"Exploring Parallel Programming Models on Heterogeneous Computing Systems,\" Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), 2015."},{"key":"e_1_3_2_1_34_1","first-page":"171","volume-title":"Interconnect Characteristics of 2.5-D System Integration Scheme,\" Proceedings of the International Symposium on Physical Design","author":"Deng Y.","year":"2001","unstructured":"Y. Deng and W. Maly . \" Interconnect Characteristics of 2.5-D System Integration Scheme,\" Proceedings of the International Symposium on Physical Design , pages 171 -- 175 , April 2001 . Y. Deng and W. Maly. \"Interconnect Characteristics of 2.5-D System Integration Scheme,\" Proceedings of the International Symposium on Physical Design, pages 171--175, April 2001."},{"key":"e_1_3_2_1_35_1","unstructured":"J. Dongarra \"Performance of Various Computers Using Standard Linear Equations Software \" Computer Science Technical Report Number CS - 89 - 85 2022 http:\/\/www.netlib.org\/benchmark\/performance.ps  J. Dongarra \"Performance of Various Computers Using Standard Linear Equations Software \" Computer Science Technical Report Number CS - 89 - 85 2022 http:\/\/www.netlib.org\/benchmark\/performance.ps"},{"key":"e_1_3_2_1_36_1","volume-title":"SAND2013-4744","author":"Dongarra J.","year":"2013","unstructured":"J. Dongarra , M. A. Heroux , \" Toward a New Metric for Ranking High Performance Computing Systems,\" Sandia National Laboratories Technical Report , SAND2013-4744 , June 2013 . J. Dongarra, M. A. Heroux, \"Toward a New Metric for Ranking High Performance Computing Systems,\" Sandia National Laboratories Technical Report, SAND2013-4744, June 2013."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.07.003"},{"key":"e_1_3_2_1_38_1","volume-title":"MA","author":"Elliott D. G.","year":"1992","unstructured":"D. G. Elliott , W. M. Snelgrove , and M. Stumm , \" Computational RAM: A Memory-SIMD Hybrid and its Application to DSP,\" Proceedings of the Custom Integrated Circuits Conference, Boston , MA , May 1992 . D. G. Elliott, W. M. Snelgrove, and M. Stumm, \"Computational RAM: A Memory-SIMD Hybrid and its Application to DSP,\" Proceedings of the Custom Integrated Circuits Conference, Boston, MA, May 1992."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"H. Esmaeilzadeh E. Blem R. St. Amant K. Sankaralingam D. Burger \"Dark silicon and the end of multicore scaling \" Proceedings of the International Symposium on Computer Architecture June 2011.  H. Esmaeilzadeh E. Blem R. St. Amant K. Sankaralingam D. Burger \"Dark silicon and the end of multicore scaling \" Proceedings of the International Symposium on Computer Architecture June 2011.","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"L. Fedeli A. Huebl F. Boillod-Cerneux T. Clark K. Gott C. Hillairet S. Jaure A. Leblanc R. Lehe A. Myers C. Piechurski M. Sato N. Za\u00efm W. Zhang J.-L. Vay H. Vincenti \"Pushing the Frontier in the Design of Laser-Based Electron Accelerators with Groundbreaking Mesh-Refined Particle-In-Cell Simulations on Exascale-Class Supercomputers \" Proceedings of the Supercomputing (SC) conference November 2022.  L. Fedeli A. Huebl F. Boillod-Cerneux T. Clark K. Gott C. Hillairet S. Jaure A. Leblanc R. Lehe A. Myers C. Piechurski M. Sato N. Za\u00efm W. Zhang J.-L. Vay H. Vincenti \"Pushing the Frontier in the Design of Laser-Based Electron Accelerators with Groundbreaking Mesh-Refined Particle-In-Cell Simulations on Exascale-Class Supercomputers \" Proceedings of the Supercomputing (SC) conference November 2022.","DOI":"10.1109\/SC41404.2022.00008"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the Design Automation Conference (DAC)","author":"Ganapathy S.","year":"2017","unstructured":"S. Ganapathy , J. Kalamatianos , K. Kasprak , S. Raasch , \" On Characterizing Near-Threshold SRAM Failures in FinFET Technology ,\" Proceedings of the Design Automation Conference (DAC) , June 2017 . S. Ganapathy, J. Kalamatianos, K. Kasprak, S. Raasch, \"On Characterizing Near-Threshold SRAM Failures in FinFET Technology,\" Proceedings of the Design Automation Conference (DAC), June 2017."},{"key":"e_1_3_2_1_42_1","volume-title":"February","author":"Ganapathy S.","year":"2019","unstructured":"S. Ganapathy , J. Kalamatianos , B. M. Beckmann , S. Raasch , L. G. Szafaryn , \"Killi : Runtime Fault Classification to Deploy Low Voltage Caches without MBIST,\" Proceedings of the International Symposium on High Performance Computer Architecture (HPCA) , February 2019 . S. Ganapathy, J. Kalamatianos, B. M. Beckmann, S. Raasch, L. G. Szafaryn, \"Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST,\" Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), February 2019."},{"issue":"42","key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/2.375174","article-title":"Processing in Memory: The Terasys Massively Parallel PIM Array","volume":"28","author":"Gokhale M.","year":"1995","unstructured":"M. Gokhale , B. Holmes , K. Iobst , \" Processing in Memory: The Terasys Massively Parallel PIM Array ,\" IEEE Computer , 28 ( 42 ): 23 -- 31 , 1995 . M. Gokhale, B. Holmes, K. Iobst, \"Processing in Memory: The Terasys Massively Parallel PIM Array,\" IEEE Computer, 28(42):23--31, 1995.","journal-title":"IEEE Computer"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"J. L. Greathouse M. Daga \"Efficient Sparse Matrix-Vector Multiplication on GPUs using the CSR Storage Format \" Proceedings of the Supercomputer (SC) Conference 2014.  J. L. Greathouse M. Daga \"Efficient Sparse Matrix-Vector Multiplication on GPUs using the CSR Storage Format \" Proceedings of the Supercomputer (SC) Conference 2014.","DOI":"10.1109\/SC.2014.68"},{"key":"e_1_3_2_1_45_1","volume-title":"ASCR Workshop on Modeling & Simulation of Exascale Systems & Applications (ModSim)","author":"Greathouse J. L.","year":"2013","unstructured":"J. L. Greathouse , A. Lyashevsky , M. Meswani , N. Jayasena , M. Ignatowski , \" Simulation of Exascale Nodes through Runtime Hardware Monitoring ,\" ASCR Workshop on Modeling & Simulation of Exascale Systems & Applications (ModSim) , September , 2013 . J. L. Greathouse, A. Lyashevsky, M. Meswani, N. Jayasena, M. Ignatowski, \"Simulation of Exascale Nodes through Runtime Hardware Monitoring,\" ASCR Workshop on Modeling & Simulation of Exascale Systems & Applications (ModSim), September, 2013."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3117150"},{"key":"e_1_3_2_1_47_1","volume-title":"June","author":"Gutierrez A.","year":"2018","unstructured":"A. Gutierrez , S. Puthoor , B. M. Beckmann , T. Ta , \" AMD gem5 APU Simulator : Modeling GPUs Using the Machine ISA,\" tutorial held in conjunction with the International Symposium on Computer Architecture , June 2018 . A. Gutierrez, S. Puthoor, B. M. Beckmann, T. Ta, \"AMD gem5 APU Simulator: Modeling GPUs Using the Machine ISA,\" tutorial held in conjunction with the International Symposium on Computer Architecture, June 2018."},{"key":"e_1_3_2_1_48_1","volume-title":"February","author":"Gutierrez A.","year":"2018","unstructured":"A. Gutierrez , B. M. Beckmann , A. Dutu , J. Gross , M. LeBeane , J. Kalamatianos , O. Kayiran , M. Poremba , B. Potter , S. Puthoor , M. D. Sinclair , M. Wyse , J. Yin , X. Zhang , A. Jain , T. G. Rogers , \" Lost in Abstraction : Pitfalls of Analyzing GPUs at the Intermediate Language Level,\" Proceedings of the International High Performance Computer Architecture (HPCA) , February 2018 . A. Gutierrez, B. M. Beckmann, A. Dutu, J. Gross, M. LeBeane, J. Kalamatianos, O. Kayiran, M. Poremba, B. Potter, S. Puthoor, M. D. Sinclair, M. Wyse, J. Yin, X. Zhang, A. Jain, T. G. Rogers, \"Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level,\" Proceedings of the International High Performance Computer Architecture (HPCA), February 2018."},{"key":"e_1_3_2_1_49_1","volume-title":"Proceedings of the Supercomputer (SC) conference","author":"Hall M.","year":"1999","unstructured":"M. Hall , P. Kogge , J. Koller , P. Diniz , J. Chame , J. Draper , J. LaCoss , J. Granacki , J. Brockman , A. Srivastava , W. Athas , V. Freeh , J. Shin , J. Park , \" Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture ,\" Proceedings of the Supercomputer (SC) conference , 1999 . M. Hall, P. Kogge, J. Koller, P. Diniz, J. Chame, J. Draper, J. LaCoss, J. Granacki, J. Brockman, A. Srivastava, W. Athas, V. Freeh, J. Shin, J. Park, \"Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture,\" Proceedings of the Supercomputer (SC) conference, 1999."},{"key":"e_1_3_2_1_50_1","volume-title":"Correct and Efficient Intra-Kernel Networking for dGPUs,\" Proceedings of the Symposium on Principles and Practice of Parallel Programming (PPoPP)","author":"Hamidouche K.","year":"2020","unstructured":"K. Hamidouche , M. LeBeane , \" GPU Initiated OpenSHMEM : Correct and Efficient Intra-Kernel Networking for dGPUs,\" Proceedings of the Symposium on Principles and Practice of Parallel Programming (PPoPP) , 2020 . K. Hamidouche, M. LeBeane, \"GPU Initiated OpenSHMEM: Correct and Efficient Intra-Kernel Networking for dGPUs,\" Proceedings of the Symposium on Principles and Practice of Parallel Programming (PPoPP), 2020."},{"key":"e_1_3_2_1_51_1","volume-title":"SAND2013-8752","author":"Heroux M. A.","year":"2013","unstructured":"M. A. Heroux , J. Dongarra , P. Luszczek , \" HPCG Technical Specification ,\" Sandia National Laboratories Technical Report , SAND2013-8752 , October 2013 . M. A. Heroux, J. Dongarra, P. Luszczek, \"HPCG Technical Specification,\" Sandia National Laboratories Technical Report, SAND2013-8752, October 2013."},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Hower D. R.","year":"2014","unstructured":"D. R. Hower , B. A. Hechtman , B. M. Beckmann , B. R. Gaster , M. D. Hill , S. K. Reinhardt , D. A. Wood , \"Heterogeneous-race-free memory models,\" Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems , 2014 . D. R. Hower, B. A. Hechtman, B. M. Beckmann, B. R. Gaster, M. D. Hill, S. K. Reinhardt, D. A. Wood, \"Heterogeneous-race-free memory models,\" Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, 2014."},{"key":"e_1_3_2_1_53_1","unstructured":"HPL-MXP \"Mixed-Precision Benchmark \" June 2022 https:\/\/hpl-mxp.org\/  HPL-MXP \"Mixed-Precision Benchmark \" June 2022 https:\/\/hpl-mxp.org\/"},{"key":"e_1_3_2_1_54_1","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Kannan A.","year":"2015","unstructured":"A. Kannan , N. Enright Jerger , G. H. Loh , \" Enabling Interposer-based Disintegration of Multi-core Processors ,\" in the International Symposium on Microarchitecture (MICRO) , December 2015 . A. Kannan, N. Enright Jerger, G. H. Loh, \"Enabling Interposer-based Disintegration of Multi-core Processors,\" in the International Symposium on Microarchitecture (MICRO), December 2015."},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the Supercomputing (SC) conference","author":"Kannan R.","year":"2022","unstructured":"R. Kannan , P. Sao , H. Lu , J. Kurzak , G. Schenk , Y. Shi , S.-H. Lim , S. Israni , V. Thakkar , G. Cong , R. Patton , S. E. Baranzini , R. Vuduc , T. Potok , \" Exaflops Biomedical Knowledge Graph Analytics ,\" Proceedings of the Supercomputing (SC) conference , November 2022 . R. Kannan, P. Sao, H. Lu, J. Kurzak, G. Schenk, Y. Shi, S.-H. Lim, S. Israni, V. Thakkar, G. Cong, R. Patton, S. E. Baranzini, R. Vuduc, T. Potok, \"Exaflops Biomedical Knowledge Graph Analytics,\" Proceedings of the Supercomputing (SC) conference, November 2022."},{"key":"e_1_3_2_1_56_1","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)","author":"Kaushik A. M.","year":"2019","unstructured":"A. M. Kaushik , A. M. Aji , M. A. Hassaan , N. Chalmers , N. Wolfe , S. Moe , S. Puthoor , B. M. Beckmann , \" Optimizing Hyperplane Sweep Operations Using Asynchronous Multi-grain GPU Tasks ,\" Proceedings of the IEEE International Symposium on Workload Characterization (IISWC) , 2019 . A. M. Kaushik, A. M. Aji, M. A. Hassaan, N. Chalmers, N. Wolfe, S. Moe, S. Puthoor, B. M. Beckmann, \"Optimizing Hyperplane Sweep Operations Using Asynchronous Multi-grain GPU Tasks,\" Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), 2019."},{"key":"e_1_3_2_1_57_1","first-page":"266","volume-title":"Proceedings of the International Conference on Parallel Processing","author":"Kim Y.","year":"1997","unstructured":"Y. Kim , T.-D. Han , S.-D. Kim , S.-B. Yang , \" An Effective Memory Processor Integrated Architecture for Computer Vision ,\" Proceedings of the International Conference on Parallel Processing , pages 266 -- 269 , August 1997 . Y. Kim, T.-D. Han, S.-D. Kim, S.-B. Yang, \"An Effective Memory Processor Integrated Architecture for Computer Vision,\" Proceedings of the International Conference on Parallel Processing, pages 266--269, August 1997."},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of the International Symposium on Microarchitecture","author":"Kirman N.","year":"2006","unstructured":"N. Kirman , M. Kirman , R. K. Dokania , J. F. Martinez , A. B. Apsel , M. A. Watkins , D. H. Albonesi , \" Leveraging Optical Technology in Future Bus-based Chip Multiprocessors ,\" Proceedings of the International Symposium on Microarchitecture , December 2006 . N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A. Watkins, D. H. Albonesi, \"Leveraging Optical Technology in Future Bus-based Chip Multiprocessors,\" Proceedings of the International Symposium on Microarchitecture, December 2006."},{"key":"e_1_3_2_1_59_1","volume-title":"June","author":"Kokolis A.","year":"2022","unstructured":"A. Kokolis , N. Mantri , S. Ganapathy , J. Torrellas , J. Kalamatianos , \"Cloak : Tolerating Non-Volatile Cache Read Latency,\" Proceedings of the International Conference on Supercomputing (ICS) , June 2022 . A. Kokolis, N. Mantri, S. Ganapathy, J. Torrellas, J. Kalamatianos, \"Cloak: Tolerating Non-Volatile Cache Read Latency,\" Proceedings of the International Conference on Supercomputing (ICS), June 2022."},{"key":"e_1_3_2_1_60_1","volume-title":"International Solid-State Circuits Conference (ISSCC)","author":"Kwon Y-C.","year":"2021","unstructured":"Y-C. Kwon , S. H. Lee , J. Lee , S-H. Kwon , J. M. Ryu , J-P. Son , S. O, H-S. Yu , H. Lee , S. Y. Kim , Y. Cho , J. G. Kim , J. Choi , H-S. Shin , J. Kim , B. Phuah , H. Kim , M. J. Song , A. Choi , D. Kim , S. Kim , E-B. Kim , D. Wang , S. Kang , Y. Ro , S. Seo , J. Song , J. Youn , K. Sohn , N. S. Kim , \" A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism , for Machine Learning Applications ,\" in the International Solid-State Circuits Conference (ISSCC) , February 2021 . Y-C. Kwon, S. H. Lee, J. Lee, S-H. Kwon, J. M. Ryu, J-P. Son, S. O, H-S. Yu, H. Lee, S. Y. Kim, Y. Cho, J. G. Kim, J. Choi, H-S. Shin, J. Kim, B. Phuah, H. Kim, M. J. Song, A. Choi, D. Kim, S. Kim, E-B. Kim, D. Wang, S. Kang, Y. Ro, S. Seo, J. Song, J. Youn, K. Sohn, N. S. Kim, \"A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications,\" in the International Solid-State Circuits Conference (ISSCC), February 2021."},{"key":"e_1_3_2_1_61_1","unstructured":"Lawrence Livermore National Laboratory \"Memory\/Processor Research & Development \" Request for Proposal (RFP) Number B599858 March 2012.  Lawrence Livermore National Laboratory \"Memory\/Processor Research & Development \" Request for Proposal (RFP) Number B599858 March 2012."},{"key":"e_1_3_2_1_62_1","volume-title":"Storage and Analysis (SC)","author":"LeBeane M.","year":"2016","unstructured":"M. LeBeane , B. Potter , A. Pan , A. Dutu , V. Agarwala , W. Lee , D. Majeti , B. Ghimire , E. van Tassell , S. Wasmundt , B. Benton , M. Breternitz , M. L. Chu , M. Thottethodi , L. K. John , S. K. Reinhardt , \" Extended Task Queuing : Active Messages for Heterogeneous Systems,\" Proceedings of the International Conference for High Performance Computing, Networking , Storage and Analysis (SC) , 2016 . M. LeBeane, B. Potter, A. Pan, A. Dutu, V. Agarwala, W. Lee, D. Majeti, B. Ghimire, E. van Tassell, S. Wasmundt, B. Benton, M. Breternitz, M. L. Chu, M. Thottethodi, L. K. John, S. K. Reinhardt, \"Extended Task Queuing: Active Messages for Heterogeneous Systems,\" Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2016."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"B. C. Lee E. Ipek O. Mutlu D. Burger \"Architecting Phase Change Memory as a Scalable DRAM Replacement \" Proceedings of the International Symposium on Computer Architecture June 2009.  B. C. Lee E. Ipek O. Mutlu D. Burger \"Architecting Phase Change Memory as a Scalable DRAM Replacement \" Proceedings of the International Symposium on Computer Architecture June 2009.","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_64_1","volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Lee S.","year":"2021","unstructured":"S. Lee , S.-H. K., J. Lee , H. Kim , E. Lee , S. Seo , H. Yoon , S. Lee , K. Lim , H. Shin , J. Kim , S. O, A. Iyer , D. Wang , K. Sohn , N. S. Kim , \" Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology ,\" Proceedings of the International Symposium on Computer Architecture , June 2021 . S. Lee, S.-H. K., J. Lee, H. Kim, E. Lee, S. Seo, H. Yoon, S. Lee, K. Lim, H. Shin, J. Kim, S. O, A. Iyer, D. Wang, K. Sohn, N. S. Kim, \"Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology,\" Proceedings of the International Symposium on Computer Architecture, June 2021."},{"key":"e_1_3_2_1_65_1","volume-title":"International Solid-State Circuits Conference (ISSCC)","author":"Lee S.","year":"2022","unstructured":"S. Lee , K. Kim , S. Oh , J. Park , G. Hong , D. Ka , K. Hwang , J. Park , K. Kang , J. Kim , J. Jeon , N. Kim , Y. Kwon , K. Vladimir , W. Shin , J. Won , M. Lee , H. Joo , H. Choi , J. Lee , D. Ko , Y. Jun , K. Cho , I. Kim , C. Song , C. Jeong , D. Kwon , J. Jang , I. Park , J. Chun , J. Cho , \" A 1ynm 1.25V 8 Gb , 16Gb\/s\/pin GDDR6-based Accelerator-in- Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications ,\" in the International Solid-State Circuits Conference (ISSCC) , February 2022 . S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, K. Kang, J. Kim, J. Jeon, N. Kim, Y. Kwon, K. Vladimir, W. Shin, J. Won, M. Lee, H. Joo, H. Choi, J. Lee, D. Ko, Y. Jun, K. Cho, I. Kim, C. Song, C. Jeong, D. Kwon, J. Jang, I. Park, J. Chun, J. Cho, \"A 1ynm 1.25V 8Gb, 16Gb\/s\/pin GDDR6-based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications,\" in the International Solid-State Circuits Conference (ISSCC), February 2022."},{"key":"e_1_3_2_1_66_1","volume-title":"Jun","author":"Louri A.","year":"2003","unstructured":"A. Louri , A. K. Kodi , \"SYMNET : An Optical Interconnection Network for Scalable High-Performance Symmetric Multiprocessors,\" Applied Optics, 42(17) , Jun 2003 . A. Louri, A. K. Kodi, \"SYMNET: An Optical Interconnection Network for Scalable High-Performance Symmetric Multiprocessors,\" Applied Optics, 42(17), Jun 2003."},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)","author":"Majumdar A.","year":"2017","unstructured":"A. Majumdar , L. Piga , I. Paul , J. L. Greathouse , W. Huang , D. H. Albonesi , \" Dynamic GPGPU Power Management using Adaptive Model Predictive Control ,\" Proceedings of the International Symposium on High Performance Computer Architecture (HPCA) , 2017 . A. Majumdar, L. Piga, I. Paul, J. L. Greathouse, W. Huang, D. H. Albonesi, \"Dynamic GPGPU Power Management using Adaptive Model Predictive Control,\" Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2017."},{"key":"e_1_3_2_1_68_1","volume-title":"Proceedings of the Symposium on Computer Arithmetic (ARITH)","author":"Malaya N.","year":"2017","unstructured":"N. Malaya , S. Che , J. L. Greathouse , R. van Oostrum , M. J. Schulte , \" Accelerating Matrix Processing with GP Us ,\" Proceedings of the Symposium on Computer Arithmetic (ARITH) , 2017 . N. Malaya, S. Che, J. L. Greathouse, R. van Oostrum, M. J. Schulte, \"Accelerating Matrix Processing with GPUs,\" Proceedings of the Symposium on Computer Arithmetic (ARITH), 2017."},{"key":"e_1_3_2_1_69_1","volume-title":"A unified approach to multithreading languages,\" arXiv preprint arXiv:1403.0968","author":"Medina D.","year":"2014","unstructured":"D. Medina , A. St-Cyr , T. Warburton , \"OCCA : A unified approach to multithreading languages,\" arXiv preprint arXiv:1403.0968 , 2014 . D. Medina, A. St-Cyr, T. Warburton, \"OCCA: A unified approach to multithreading languages,\" arXiv preprint arXiv:1403.0968, 2014."},{"key":"e_1_3_2_1_70_1","volume-title":"February","author":"Meswani M.","year":"2015","unstructured":"M. Meswani , S. Blagodurov , D. Roberts , J. Slice , M. Ignatowski , G. H. Loh , \" Heterogeneous Memory Architectures : A HW\/SW Approach for Mixing Diestacked and Off-package Memories,\" Proceedings of the International Symposium on High Performance Computer Architecture (HPCA) , February 2015 . M. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, G. H. Loh, \"Heterogeneous Memory Architectures: A HW\/SW Approach for Mixing Diestacked and Off-package Memories,\" Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), February 2015."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"e_1_3_2_1_72_1","unstructured":"G. E. Moore \"Cramming More Components onto Integrated Circuits \" in Electronics Vol. 38 No. 8 April 1965.  G. E. Moore \"Cramming More Components onto Integrated Circuits \" in Electronics Vol. 38 No. 8 April 1965."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","unstructured":"S. Naffziger N. Beck T. Burd K. Lepak G. H. Loh M. Subramony S. White \"Pioneering Chiplet Technology and Design for the AMD EPYC\u2122 and Ryzen\u2122 Processor Families \" in the International Symposium on Computer Architecture (ISCA) June 2021  S. Naffziger N. Beck T. Burd K. Lepak G. H. Loh M. Subramony S. White \"Pioneering Chiplet Technology and Design for the AMD EPYC\u2122 and Ryzen\u2122 Processor Families \" in the International Symposium on Computer Architecture (ISCA) June 2021","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_2_1_74_1","volume-title":"AMD to Bring Exascale to ORNL,\"","author":"Oak Ridge National Laboratory, \"No Scaling Back","year":"2019","unstructured":"Oak Ridge National Laboratory, \"No Scaling Back : DOE, Cray , AMD to Bring Exascale to ORNL,\" May 2019 , https:\/\/www.olcf.ornl.gov\/2019\/05\/07\/no-scaling-back-doe-cray-amd-to-bring-exascale-to-ornl\/ Oak Ridge National Laboratory, \"No Scaling Back: DOE, Cray, AMD to Bring Exascale to ORNL,\" May 2019, https:\/\/www.olcf.ornl.gov\/2019\/05\/07\/no-scaling-back-doe-cray-amd-to-bring-exascale-to-ornl\/"},{"key":"e_1_3_2_1_75_1","unstructured":"Oak Ridge National Laboratory \"Frontier Supercomputer Debuts as World's Fastest Breaking Exascale Barrier \" https:\/\/www.ornl.gov\/news\/frontier-supercomputer-debuts-worlds-fastest-breaking-exascale-barrier  Oak Ridge National Laboratory \"Frontier Supercomputer Debuts as World's Fastest Breaking Exascale Barrier \" https:\/\/www.ornl.gov\/news\/frontier-supercomputer-debuts-worlds-fastest-breaking-exascale-barrier"},{"key":"e_1_3_2_1_76_1","unstructured":"Oak Ridge National Laboratory \"Frontier User Guide \" 2022 https:\/\/docs.olcf.ornl.gov\/systems\/frontier_user_guide.html  Oak Ridge National Laboratory \"Frontier User Guide \" 2022 https:\/\/docs.olcf.ornl.gov\/systems\/frontier_user_guide.html"},{"key":"e_1_3_2_1_77_1","unstructured":"Oak Ridge National Laboratory \"Plasma Simulation Code Wins 2022 ACM Gordon Bell Prize \" https:\/\/www.olcf.ornl.gov\/2022\/11\/17\/plasma-simulation-code-wins-2022-acm-gordon-bell-prize  Oak Ridge National Laboratory \"Plasma Simulation Code Wins 2022 ACM Gordon Bell Prize \" https:\/\/www.olcf.ornl.gov\/2022\/11\/17\/plasma-simulation-code-wins-2022-acm-gordon-bell-prize"},{"key":"e_1_3_2_1_78_1","volume-title":"a Deep Learning-based Accelerator for Fluid Simulations,\" Proceedings of the International Conference on Supercomputing (ICS)","author":"Obiols-Sales O.","year":"2020","unstructured":"O. Obiols-Sales , A. Vishnu , N. Malaya , A. Chandramowliswharan , \"CFDNet : a Deep Learning-based Accelerator for Fluid Simulations,\" Proceedings of the International Conference on Supercomputing (ICS) , 2020 . O. Obiols-Sales, A. Vishnu, N. Malaya, A. Chandramowliswharan, \"CFDNet: a Deep Learning-based Accelerator for Fluid Simulations,\" Proceedings of the International Conference on Supercomputing (ICS), 2020."},{"key":"e_1_3_2_1_79_1","unstructured":"Open Compute Project \"OCP Accelerator Module (OAM) Design Specification v1.5 \" October 2021 http:\/\/www.opencompute.org\/documents\/ocp-accelerator-module-design-specification-v1p5-final-20220223-docx-1-pdf  Open Compute Project \"OCP Accelerator Module (OAM) Design Specification v1.5 \" October 2021 http:\/\/www.opencompute.org\/documents\/ocp-accelerator-module-design-specification-v1p5-final-20220223-docx-1-pdf"},{"key":"e_1_3_2_1_80_1","first-page":"192","volume-title":"A Computation Model for Intelligent Memory,\" Proceedings of the International Symposium on Computer Architecture","author":"Oskin M.","year":"1998","unstructured":"M. Oskin , F. T. Chong , T. Sherwood , \" Active Pages : A Computation Model for Intelligent Memory,\" Proceedings of the International Symposium on Computer Architecture , pages 192 -- 203 , June 1998 . M. Oskin, F. T. Chong, T. Sherwood, \"Active Pages: A Computation Model for Intelligent Memory,\" Proceedings of the International Symposium on Computer Architecture, pages 192--203, June 1998."},{"key":"e_1_3_2_1_81_1","volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Oskin M.","year":"2015","unstructured":"M. Oskin , G. H. Loh , \" A Software-managed Approach to Die-Stacked DRAM,\" Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT) , October 2015 . M. Oskin, G. H. Loh, \"A Software-managed Approach to Die-Stacked DRAM,\" Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), October 2015."},{"key":"e_1_3_2_1_82_1","volume-title":"Balancing Compute and Memory Power in High-Performance GPUs,\" Proceedings of the International Symposium on Computer Architecture (ISCA)","author":"Paul I.","year":"2015","unstructured":"I. Paul , W. Huang , M. Arora , S. Yalamanchili , \"Harmonia : Balancing Compute and Memory Power in High-Performance GPUs,\" Proceedings of the International Symposium on Computer Architecture (ISCA) , 2015 . I. Paul, W. Huang, M. Arora, S. Yalamanchili, \"Harmonia: Balancing Compute and Memory Power in High-Performance GPUs,\" Proceedings of the International Symposium on Computer Architecture (ISCA), 2015."},{"key":"e_1_3_2_1_83_1","volume-title":"February","author":"Prodromou A.","year":"2017","unstructured":"A. Prodromou , M. Meswani , N. Jayasena , G. H. Loh , D. Tullsen , \"MemPod : A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-Level Memories,\" Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA) , February 2017 . A. Prodromou, M. Meswani, N. Jayasena, G. H. Loh, D. Tullsen, \"MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-Level Memories,\" Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), February 2017."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"crossref","unstructured":"S. Puthoor A. M. Aji S. Che M. Daga W. Wu B. M. Beckmann G. Rodgers \"Implementing Directed Acyclic Graphs with the Heterogeneous System Architecture \" Proceedings of the Workshop on General Purpose Processing using Graphics Processing Unit (GPGPU) 2016.  S. Puthoor A. M. Aji S. Che M. Daga W. Wu B. M. Beckmann G. Rodgers \"Implementing Directed Acyclic Graphs with the Heterogeneous System Architecture \" Proceedings of the Workshop on General Purpose Processing using Graphics Processing Unit (GPGPU) 2016.","DOI":"10.1145\/2884045.2884052"},{"key":"e_1_3_2_1_85_1","volume-title":"Proceedings of the 11th Workshop on General Purpose GPUs (GPGPU)","author":"Puthoor S.","year":"2018","unstructured":"S. Puthoor , X. Tang , J. Gross , B. M. Beckmann , \" Oversubscribed Command Queues in GP Us ,\" Proceedings of the 11th Workshop on General Purpose GPUs (GPGPU) , 2018 . S. Puthoor, X. Tang, J. Gross, B. M. Beckmann, \"Oversubscribed Command Queues in GPUs,\" Proceedings of the 11th Workshop on General Purpose GPUs (GPGPU), 2018."},{"key":"e_1_3_2_1_86_1","volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Qureshi M.","year":"2009","unstructured":"M. Qureshi , V. Srinivasan , J. A. Rivers , \" Scalable High Performance Main Memory System Using Phase-Change Memory Technology,\" Proceedings of the International Symposium on Computer Architecture , June 2009 . M. Qureshi, V. Srinivasan, J. A. Rivers, \"Scalable High Performance Main Memory System Using Phase-Change Memory Technology,\" Proceedings of the International Symposium on Computer Architecture, June 2009."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"crossref","unstructured":"M. J. Schulte M. Ignatowski G. H. Loh B. M. Beckmann W. C. Brantley S. Gurumurthi N. Jayasena I. Paul S. K. Reinhardt G. Rodgers \"Achieving Exascale Capabilities through Heterogeneous Computing \" IEEE Micro July-August 2015.  M. J. Schulte M. Ignatowski G. H. Loh B. M. Beckmann W. C. Brantley S. Gurumurthi N. Jayasena I. Paul S. K. Reinhardt G. Rodgers \"Achieving Exascale Capabilities through Heterogeneous Computing \" IEEE Micro July-August 2015.","DOI":"10.1109\/MM.2015.71"},{"key":"e_1_3_2_1_88_1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)","author":"Sim J.","year":"2013","unstructured":"J. Sim , G. H. Loh , V. Sridharan , M. O'Connor , \" Resilient Die-stacked DRAM Caches ,\" Proceedings of the International Symposium on Computer Architecture (ISCA) , June 2013 . J. Sim, G. H. Loh, V. Sridharan, M. O'Connor, \"Resilient Die-stacked DRAM Caches,\" Proceedings of the International Symposium on Computer Architecture (ISCA), June 2013."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"crossref","unstructured":"A. Smith N. James \"AMD Instinct\u2122 MI200 Series Accelerator and Node Architectures \" in Hot Chips August 2022.  A. Smith N. James \"AMD Instinct\u2122 MI200 Series Accelerator and Node Architectures \" in Hot Chips August 2022.","DOI":"10.1109\/HCS55958.2022.9895477"},{"key":"e_1_3_2_1_90_1","volume-title":"Proceedings of the Supercomputing (SC) conference","author":"Sridharan V.","year":"2013","unstructured":"V. Sridharan , J. Stearley , N. DeBardeleben , S. Blanchard , S. Gurumurthi , Feng Shui of Supercomputer Memory - Positional Effects in DRAM and SRAM Faults , Proceedings of the Supercomputing (SC) conference , November 2013 . V. Sridharan, J. Stearley, N. DeBardeleben, S. Blanchard, S. Gurumurthi, Feng Shui of Supercomputer Memory - Positional Effects in DRAM and SRAM Faults, Proceedings of the Supercomputing (SC) conference, November 2013."},{"key":"e_1_3_2_1_91_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Sridharan V.","year":"2015","unstructured":"V. Sridharan , N. DeBardeleben , S. Blanchard , K. Ferreira , J. Stearley , J. Shalf , S. Gurumurthi , Memory Errors in Modern Systems : The Good, The Bad, and the Ugly , Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , Istanbul, Turkey , March 2015 . V. Sridharan, N. DeBardeleben, S. Blanchard, K. Ferreira, J. Stearley, J. Shalf, S. Gurumurthi, Memory Errors in Modern Systems: The Good, The Bad, and the Ugly, Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Istanbul, Turkey, March 2015."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"crossref","DOI":"10.2172\/1604756","volume-title":"Report on the Department of Energy (DOE) Town Halls on Artificial Intelligence (AI) for Science,\" ANL-20\/17 158802","author":"Stevens R.","year":"2020","unstructured":"R. Stevens , V. Taylor , J. Nichols , A. B. Maccabe , K. Yelick , D. Brown , \" AI for Science : Report on the Department of Energy (DOE) Town Halls on Artificial Intelligence (AI) for Science,\" ANL-20\/17 158802 . February 2020 . R. Stevens, V. Taylor, J. Nichols, A. B. Maccabe, K. Yelick, D. Brown, \"AI for Science: Report on the Department of Energy (DOE) Town Halls on Artificial Intelligence (AI) for Science,\" ANL-20\/17 158802. February 2020."},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_94_1","volume-title":"October","author":"Sun C.","year":"2015","unstructured":"C. Sun , E. A. Leon , G. H. Loh , D. Roberts , K. Cameron , D. S. Nikolopoulos , B. R. de Supinski , \"HpMC : An Energy-aware Management System of Multi-level Memory Architectures,\" in the International Symposium on Memory Systems (MEMSYS) , October 2015 . C. Sun, E. A. Leon, G. H. Loh, D. Roberts, K. Cameron, D. S. Nikolopoulos, B. R. de Supinski, \"HpMC: An Energy-aware Management System of Multi-level Memory Architectures,\" in the International Symposium on Memory Systems (MEMSYS), October 2015."},{"key":"e_1_3_2_1_95_1","volume-title":"August","author":"Swaminathan R.","year":"2021","unstructured":"R. Swaminathan , \" Case Study : AMD Products Built with 3D Packaging (Tutorial),\" in Hot Chips , August 2021 . R. Swaminathan, \"Case Study: AMD Products Built with 3D Packaging (Tutorial),\" in Hot Chips, August 2021."},{"key":"e_1_3_2_1_96_1","unstructured":"TOP500 http:\/\/www.top500.org\/  TOP500 http:\/\/www.top500.org\/"},{"key":"e_1_3_2_1_97_1","unstructured":"TOP500 \"Green500 \" June 2022 Green500 June 2022 https:\/\/www.top500.org\/lists\/green500\/2022\/06\/  TOP500 \"Green500 \" June 2022 Green500 June 2022 https:\/\/www.top500.org\/lists\/green500\/2022\/06\/"},{"key":"e_1_3_2_1_98_1","volume-title":"June","author":"Vantrease D.","year":"2008","unstructured":"D. Vantrease , R. Schreiber , M. Monchiero , M. McLaren , N. P. Jouppi , M. Fiorentino , A. Davis , N. Binkert , R. G. Beausoleil , J. H. Ahn , \"Corona : System Implications of Emerging Nanophotonic Technology,\" Proceedings of the International Symposium on Computer Architecture , June 2008 . D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, J. H. Ahn, \"Corona: System Implications of Emerging Nanophotonic Technology,\" Proceedings of the International Symposium on Computer Architecture, June 2008."},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"crossref","unstructured":"T. Vijayaraghavan Y. Eckert G. H. Loh M. Schulte M. Ignatowski I. Paul B. Beckmann S. K. Reinhardt W. Brantley J. Greathouse O. Kayiran M. Poremba W. Huang A. Karunanithi G. Sadowski V. Sridharan S. Raasch M. Meswani \"Design and Analysis of an APU for Exascale Computing \" in the International Symposium on High-Performance Computer Architecture (HPCA) February 2017.  T. Vijayaraghavan Y. Eckert G. H. Loh M. Schulte M. Ignatowski I. Paul B. Beckmann S. K. Reinhardt W. Brantley J. Greathouse O. Kayiran M. Poremba W. Huang A. Karunanithi G. Sadowski V. Sridharan S. Raasch M. Meswani \"Design and Analysis of an APU for Exascale Computing \" in the International Symposium on High-Performance Computer Architecture (HPCA) February 2017.","DOI":"10.1109\/HPCA.2017.42"},{"key":"e_1_3_2_1_100_1","volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Wadden J.","year":"2014","unstructured":"J. Wadden , A. Lyashevsky , S. Gurumurthi , V. Sridharan , K. Skadron , Real-World Design and Evaluation of Compiler Managed GPU Redundant Multithreading , Proceedings of the International Symposium on Computer Architecture , Minneapolis, MN , June 2014 . J. Wadden, A. Lyashevsky, S. Gurumurthi, V. Sridharan, K. Skadron, Real-World Design and Evaluation of Compiler Managed GPU Redundant Multithreading, Proceedings of the International Symposium on Computer Architecture, Minneapolis, MN, June 2014."},{"key":"e_1_3_2_1_101_1","volume-title":"Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults. Proceedings of the International Symposium on Microarchitecture","author":"Wilkening M.","year":"2014","unstructured":"M. Wilkening , V. Sridharan , D. Kaeli , S. Li , F. Previlon , S. Gurumurthi , Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults. Proceedings of the International Symposium on Microarchitecture , Cambridge, UK , December 2014 . M. Wilkening, V. Sridharan, D. Kaeli, S. Li, F. Previlon, S. Gurumurthi, Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults. Proceedings of the International Symposium on Microarchitecture, Cambridge, UK, December 2014."},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_103_1","volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Zhou P.","year":"2009","unstructured":"P. Zhou , B. Zhao , J. Yang , Y. Zhang , \" A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology ,\" Proceedings of the International Symposium on Computer Architecture , June 2009 . P. Zhou, B. Zhao, J. Yang, Y. Zhang, \"A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology,\" Proceedings of the International Symposium on Computer Architecture, June 2009."},{"key":"e_1_3_2_1_104_1","volume-title":"Processor Power Management in the Temperature Inversion Region,\" Proceedings of the International Symposium on Microarchitecture (MICRO)","author":"Zu Y.","year":"2016","unstructured":"Y. Zu , W. Huang , I. Paul , V. J. Reddi , \"Ti-states : Processor Power Management in the Temperature Inversion Region,\" Proceedings of the International Symposium on Microarchitecture (MICRO) , 2016 . Y. Zu, W. Huang, I. Paul, V. J. Reddi, \"Ti-states: Processor Power Management in the Temperature Inversion Region,\" Proceedings of the International Symposium on Microarchitecture (MICRO), 2016."}],"event":{"name":"ISCA '23: 50th Annual International Symposium on Computer Architecture","location":"Orlando FL USA","acronym":"ISCA '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE"]},"container-title":["Proceedings of the 50th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589349","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:40Z","timestamp":1750178800000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579371.3589349"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":104,"alternative-id":["10.1145\/3579371.3589349","10.1145\/3579371"],"URL":"https:\/\/doi.org\/10.1145\/3579371.3589349","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2023-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}