{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T22:53:17Z","timestamp":1775083997872,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,12,23]],"date-time":"2022-12-23T00:00:00Z","timestamp":1671753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,12,23]]},"DOI":"10.1145\/3579654.3579751","type":"proceedings-article","created":{"date-parts":[[2023,3,14]],"date-time":"2023-03-14T16:09:40Z","timestamp":1678810180000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Design of High-performance SoC Simulation Model Based on Verilator"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1910-3811","authenticated-orcid":false,"given":"Yuan","family":"Chi","sequence":"first","affiliation":[{"name":"The Fifth Electronics Research Institute of The Ministry of Industry and Information Technology of P.R.China, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5780-5948","authenticated-orcid":false,"given":"Xian","family":"Lin","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4931-9664","authenticated-orcid":false,"given":"Xin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology, China"}]}],"member":"320","published-online":{"date-parts":[[2023,3,14]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"SoC Design Method and Implementation [M]","author":"Wei Guo","year":"2007","unstructured":"Guo Wei, GUO Zheng, Xie Jing. SoC Design Method and Implementation [M]. Publishing House of Electronics Industry, 2007."},{"issue":"8","key":"e_1_3_2_1_2_1","first-page":"3","volume":"22","author":"Xiaolin Huang","year":"2003","unstructured":"Huang Xiaolin. SoC \u2013 NEW Development of VLSI [J]. Microcomputer and Applications, 2003, 22(8):3.","journal-title":"Microcomputer and Applications"},{"issue":"004","key":"e_1_3_2_1_3_1","first-page":"10","article-title":"Current status and development of SOC [J]","volume":"38","author":"Hongjiang Wu","year":"2001","unstructured":"Wu Hongjiang, Zheng Bin. Current status and development of SOC [J]. Micro\/Nano Electronics, 2001, 38(004):10-14.","journal-title":"Micro\/Nano Electronics"},{"key":"e_1_3_2_1_4_1","volume-title":"Bo W","author":"Gla\u00df Rosales R , M","unstructured":"Rosales R , M Gla\u00df, Bo W , Demonstrator: Sketch-based Design and Simulation-based Evaluation for ESL Virtual Prototyping."},{"key":"e_1_3_2_1_5_1","volume-title":"EDA Technology and Verilog Design [M]","author":"Jinming Wang","year":"2008","unstructured":"Wang Jinming, Leng Ziqiang. EDA Technology and Verilog Design [M]. Science Press, 2008."},{"key":"e_1_3_2_1_6_1","volume-title":"Introduction to SystemC","author":"Ning Xia","year":"2008","unstructured":"Basque, J), Xia Ning, Introduction to SystemC: 2nd edition [M]. Beijing University of Aeronautics and Astronautics Press, 2008.","edition":"2"},{"key":"e_1_3_2_1_7_1","unstructured":"GM\/T 0004-2012 SM3 Cryptography Hashing algorithm [S]."},{"key":"e_1_3_2_1_8_1","unstructured":"GM\/T 0002-2012 SM4 block cipher algorithm [S]."},{"key":"e_1_3_2_1_9_1","volume-title":"LOKI \u2014 A cryptographic primitive for authentication and secrecy applications[J]","author":"Seberry J","year":"1990","unstructured":"Seberry J , Pieprzyk J . LOKI \u2014 A cryptographic primitive for authentication and secrecy applications[J]. Springer Berlin Heidelberg, 1990, 10.1007\/BFb0030344(Chapter 20):229-236."},{"key":"e_1_3_2_1_10_1","unstructured":"Bennett J Embecosm. High Performance SoC Modeling with Verilator."},{"key":"e_1_3_2_1_11_1","unstructured":"Lee J Y Lee K Y . An Implementation AXI4 Bus for Verification of SoC Platform Using Verilator and C\/C++."},{"key":"e_1_3_2_1_12_1","volume-title":"Electronics for You","author":"Ravindran P","year":"2015","unstructured":"Ravindran P . Icarus Verilog for Verilog Simulation[J]. Electronics for You, 2015."},{"key":"e_1_3_2_1_13_1","unstructured":"Han Gai-ning Xu Qing-lin Duan Qun. Research on Hardware Logic Design Based on Iverilog and GTKWave [J]. Journal of xianyang normal university 2009 24(04):52-54+64."}],"event":{"name":"ACAI 2022: 2022 5th International Conference on Algorithms, Computing and Artificial Intelligence","location":"Sanya China","acronym":"ACAI 2022"},"container-title":["Proceedings of the 2022 5th International Conference on Algorithms, Computing and Artificial Intelligence"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579654.3579751","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3579654.3579751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T06:56:55Z","timestamp":1755845815000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579654.3579751"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,23]]},"references-count":13,"alternative-id":["10.1145\/3579654.3579751","10.1145\/3579654"],"URL":"https:\/\/doi.org\/10.1145\/3579654.3579751","relation":{},"subject":[],"published":{"date-parts":[[2022,12,23]]},"assertion":[{"value":"2023-03-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}