{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:47:34Z","timestamp":1773193654219,"version":"3.50.1"},"reference-count":62,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2023,6,30]]},"abstract":"<jats:p>Page-based virtual memory relies on TLBs to accelerate the address translation. Nowadays, the gap between application workloads and the capacity of TLB continues to grow, bringing many costly TLB misses and making the TLB a performance bottleneck. Previous studies seek to narrow the gap by exploiting the contiguity of physical pages. One promising solution is to group pages that are both virtually and physically contiguous into a memory range. Recording range translations can greatly increase the TLB reach, but ranges are also hard to index because they have arbitrary bounds. The processor has to compare against all the boundaries to determine which range an address falls in, which restricts the usage of memory ranges.<\/jats:p><jats:p>In this article, we propose a tagged-pointer-based scheme, FlexPointer, to solve the range indexing problem. The core insight of FlexPointer is that large memory objects are rare, so we can create memory ranges based on such objects and assign each of them a unique ID. With the range ID integrated into pointers, we can index the range TLB with IDs and greatly simplify its structure. Moreover, because the ID is stored in the unused bits of a pointer and is not manipulated by the address generation, we can shift the range lookup to an earlier stage, working in parallel with the address generation. According to our trace-based simulation results, FlexPointer can reduce nearly all the L1 TLB misses, and page walks for a variety of memory-intensive workloads. Compared with a 4K-page baseline system, FlexPointer shows a 14% performance improvement on average and up to 2.8x speedup in the best case. For other workloads, FlexPointer shows no performance degradation.<\/jats:p>","DOI":"10.1145\/3579854","type":"journal-article","created":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T12:09:23Z","timestamp":1675253363000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["FlexPointer: Fast Address Translation Based on Range TLB and Tagged Pointers"],"prefix":"10.1145","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4448-7207","authenticated-orcid":false,"given":"Dongwei","family":"Chen","sequence":"first","affiliation":[{"name":"MPRC, School of Computer Science, Peking University, Beijing, P.R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0987-6351","authenticated-orcid":false,"given":"Dong","family":"Tong","sequence":"additional","affiliation":[{"name":"MPRC, School of Computer Science, Peking University, Beijing, P.R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3906-7926","authenticated-orcid":false,"given":"Chun","family":"Yang","sequence":"additional","affiliation":[{"name":"MPRC, School of Computer Science, Peking University, Beijing, P.R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4401-3551","authenticated-orcid":false,"given":"Jiangfang","family":"Yi","sequence":"additional","affiliation":[{"name":"MPRC, School of Computer Science, Peking University, Beijing, P.R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5544-8852","authenticated-orcid":false,"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[{"name":"MPRC, School of Computer Science, Peking University, Beijing, P.R. China"}]}],"member":"320","published-online":{"date-parts":[[2023,3]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"456","volume-title":"Proceedings of the MICRO\u201920","author":"Agbarya Mohammad","year":"2020","unstructured":"Mohammad Agbarya, Idan Yaniv, Jayneel Gandhi, and Dan Tsafrir. 2020. Predicting execution times with partial simulations in virtual memory research: Why and how. In Proceedings of the MICRO\u201920. 456\u2013470."},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"e_1_3_1_4_2","first-page":"515","volume-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920)","author":"Alverti Chloe","year":"2020","unstructured":"Chloe Alverti, Stratos Psomadakis, Vasileios Karakostas, Jayneel Gandhi, Konstantinos Nikas, Georgios Goumas, and Nectarios Koziris. 2020. Enhancing and exploiting contiguity for fast memory virtualization. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920). IEEE Press, 515\u2013528."},{"key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1145\/3410463.3414630","volume-title":"Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201920)","author":"Ausavarungnirun Rachata","year":"2020","unstructured":"Rachata Ausavarungnirun, Timothy Merrifield, Jayneel Gandhi, and Christopher J. Rossbach. 2020. PRISM: Architectural support for variable-granularity memory metadata. In Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201920). Association for Computing Machinery, New York, NY, 441\u2013454."},{"key":"e_1_3_1_6_2","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1145\/1815961.1815970","volume-title":"Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA\u201910)","author":"Barr Thomas W.","year":"2010","unstructured":"Thomas W. Barr, Alan L. Cox, and Scott Rixner. 2010. Translation caching: Skip, don\u2019t walk (the page table). In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA\u201910). Association for Computing Machinery, New York, NY, 48\u201359."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337194"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"e_1_3_1_11_2","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1145\/3196494.3196540","volume-title":"Proceedings of the 2018 on Asia Conference on Computer and Communications Security (ASIACCS\u201918)","author":"Burow Nathan","year":"2018","unstructured":"Nathan Burow, Derrick McKee, Scott A. Carr, and Mathias Payer. 2018. CUP: Comprehensive user-space protection for C\/C++. In Proceedings of the 2018 on Asia Conference on Computer and Communications Security (ASIACCS\u201918). Association for Computing Machinery, New York, NY, 381\u2013392."},{"key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/195473.195579","volume-title":"Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI)","author":"Carter Nicholas P.","year":"1994","unstructured":"Nicholas P. Carter, Stephen W. Keckler, and William J. Dally. 1994. Hardware support for fast capability-based addressing. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI). Association for Computing Machinery, New York, NY, 319\u2013327."},{"key":"e_1_3_1_13_2","unstructured":"Matthew Chapman Ian Wienand and Gernot Heiser. 2003. Itanium page tables and TLB. (2003) University of New South Wales School of Computer Science and Engineering."},{"key":"e_1_3_1_14_2","first-page":"208","volume-title":"Proceedings of the 2021 IEEE 39th International Conference on Computer Design (ICCD)","author":"Chen Dongwei","year":"2021","unstructured":"Dongwei Chen, Dong Tong, Chun Yang, and Xu Cheng. 2021. MetaTableLite: An efficient metadata management scheme for tagged-pointer-based spatial safety. In Proceedings of the 2021 IEEE 39th International Conference on Computer Design (ICCD). 208\u2013211."},{"key":"e_1_3_1_15_2","unstructured":"Jonathan Corbet. 2009. Transparent Hugepages. (2009). Retrieved from https:\/\/lwn.net\/Articles\/359158\/."},{"key":"e_1_3_1_16_2","unstructured":"Jonathan Corbet. 2011. Transparent huge pages in 2.6.38. (2011). Retrieved from https:\/\/lwn.net\/Articles\/423584\/."},{"key":"e_1_3_1_17_2","unstructured":"Intel Corporation. 2008. Intel 64 and IA-32 architectures optimization reference manual. (2008)."},{"key":"e_1_3_1_18_2","unstructured":"Intel Corporation. 2008. TLBs paging-structure caches and their invalidation. (2008)."},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/356571.356573"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/234313.234403"},{"key":"e_1_3_1_21_2","unstructured":"Hewlett Packard Enterprise. 2008. Tunable Base Page Size. (2008)."},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/HPCA.2001.903252","volume-title":"Proceedings HPCA 7th International Symposium on High-Performance Computer Architecture","author":"Fang Zhen","year":"2001","unstructured":"Zhen Fang, Lixin Zhang, J. B. Carter, W. C. Hsieh, and S. A. McKee. 2001. Reevaluating online superpage promotion with hardware support. In Proceedings HPCA 7th International Symposium on High-Performance Computer Architecture. 63\u201372."},{"key":"e_1_3_1_23_2","first-page":"178","volume-title":"Proceedings of the MICRO\u201914","author":"Gandhi Jayneel","year":"2014","unstructured":"Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2014. Efficient memory virtualization: Reducing dimensionality of nested page walks. In Proceedings of the MICRO\u201914. 178\u2013189."},{"key":"e_1_3_1_24_2","first-page":"512","volume-title":"Rebooting Virtual Memory with Midgard","author":"Gupta Siddharth","year":"2021","unstructured":"Siddharth Gupta, Atri Bhattacharyya, Yunho Oh, Abhishek Bhattacharjee, Babak Falsafi, and Mathias Payer. 2021. Rebooting Virtual Memory with Midgard. IEEE Press, 512\u2013525."},{"key":"e_1_3_1_25_2","first-page":"900","volume-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920)","author":"Guvenilir Faruk","year":"2020","unstructured":"Faruk Guvenilir and Yale N. Patt. 2020. Tailored page sizes. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920). IEEE Press, 900\u2013912."},{"key":"e_1_3_1_26_2","first-page":"1050","volume-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920)","author":"Hajinazar Nastaran","year":"2020","unstructured":"Nastaran Hajinazar, Pratyush Patel, Minesh Patel, Konstantinos Kanellopoulos, Saugata Ghose, Rachata Ausavarungnirun, Geraldo F. Oliveira, Jonathan Appavoo, Vivek Seshadri, and Onur Mutlu. 2020. The virtual block interface: A flexible alternative to the conventional virtual memory framework. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920). IEEE Press, 1050\u20131063."},{"key":"e_1_3_1_27_2","article-title":"ARM architecture reference manual for A-profile architecture","author":"Holdings ARM","year":"2022","unstructured":"ARM Holdings. 2022. ARM architecture reference manual for A-profile architecture. ARM, Cambridge, UK, White Paper (2022).","journal-title":"ARM, Cambridge, UK, White Paper"},{"key":"e_1_3_1_28_2","unstructured":"Amazon Inc.2018. Amazon EC2 High Memory Instances with 6 9 and 12 TB of Memory Perfect for SAP HANA. (2018). Retrieved from https:\/\/aws.amazon.com\/cn\/blogs\/aws\/now-available-amazon-ec2-high-memory-instances-with-6-9-and-12-tb-of-memory-perfect-for-sap-hana\/."},{"key":"e_1_3_1_29_2","unstructured":"Google Inc. 2022. Google Compute Engine Pricing - Google Cloud. Retreived from https:\/\/cloud.google.com\/compute\/all-pricing\/."},{"key":"e_1_3_1_30_2","unstructured":"Intel Corporation. 2016. 5-Level Paging and 5-Level EPT. Intel U.S. White Paper (2016)."},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/40.710872"},{"key":"e_1_3_1_32_2","volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC\u201917)","author":"Ji Xu","year":"2017","unstructured":"Xu Ji, Chao Wang, Nosayba El-Sayed, Xiaosong Ma, Youngjae Kim, Sudharshan S. Vazhkudai, Wei Xue, and Daniel Sanchez. 2017. Understanding object-level memory access patterns across the spectrum. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC\u201917). Association for Computing Machinery, New York, NY, Article 25, 12 pages."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003578"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_1_35_2","first-page":"1","volume-title":"Proceedings of the 2014 IEEE International Symposium on Workload Characterization (IISWC)","author":"Karakostas Vasileios","year":"2014","unstructured":"Vasileios Karakostas, Osman S. Unsal, Mario Nemirovsky, Adrian Cristal, and Michael Swift. 2014. Performance analysis of the memory management unit under scale-out workloads. In Proceedings of the 2014 IEEE International Symposium on Workload Characterization (IISWC). 1\u201312."},{"key":"e_1_3_1_36_2","first-page":"1153","volume-title":"Proceedings of the MICRO\u201920","author":"Kim Yonghae","year":"2020","unstructured":"Yonghae Kim, Jaekyu Lee, and Hyesoon Kim. 2020. Hardware-based Always-On Heap Memory Safety. In Proceedings of the MICRO\u201920. 1153\u20131166."},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.73"},{"key":"e_1_3_1_38_2","volume-title":"Proceedings of the 13th EuroSys Conference (EuroSys\u201918)","author":"Kroes Taddeus","year":"2018","unstructured":"Taddeus Kroes, Koen Koning, Erik van der Kouwe, Herbert Bos, and Cristiano Giuffrida. 2018. Delta pointers: Buffer overflow checks without the checks. In Proceedings of the 13th EuroSys Conference (EuroSys\u201918). Association for Computing Machinery, New York, NY, Article 22, 14 pages."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516713"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480076"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.5555\/2659919"},{"key":"e_1_3_1_44_2","first-page":"612","volume-title":"Proceedings of the 35th Annual Computer Security Applications Conference (ACSAC\u201919)","author":"Nam Myoung Jin","year":"2019","unstructured":"Myoung Jin Nam, Periklis Akritidis, and David J. Greaves. 2019. FRAMER: A tagged-pointer capability system with memory safety applications. In Proceedings of the 35th Annual Computer Security Applications Conference (ACSAC\u201919). Association for Computing Machinery, New York, NY, 612\u2013626."},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060299"},{"key":"e_1_3_1_46_2","first-page":"347","volume-title":"Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201919)","author":"Panwar Ashish","year":"2019","unstructured":"Ashish Panwar, Sorav Bansal, and K. Gopinath. 2019. HawkEye: Efficient fine-grained os support for huge pages. In Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201919). Association for Computing Machinery, 347\u2013360."},{"key":"e_1_3_1_47_2","doi-asserted-by":"crossref","first-page":"444","DOI":"10.1145\/3079856.3080217","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917)","author":"Park Chang Hyun","year":"2017","unstructured":"Chang Hyun Park, Taekyung Heo, Jungi Jeong, and Jaehyuk Huh. 2017. Hybrid TLB coalescing: Improving TLB translation coverage under diverse fragmented memory allocations. In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917). Association for Computing Machinery, New York, NY, 444\u2013456."},{"key":"e_1_3_1_48_2","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1145\/781027.781076","volume-title":"Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS\u201903)","author":"Perelman Erez","year":"2003","unstructured":"Erez Perelman, Greg Hamerly, Michael Van Biesbrouck, Timothy Sherwood, and Brad Calder. 2003. Using simpoint for accurate and efficient simulation. In Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS\u201903). Association for Computing Machinery, New York, NY, 318\u2013319."},{"key":"e_1_3_1_49_2","first-page":"558","volume-title":"Proceedings of the HPCA\u201914","author":"Pham Binh","year":"2014","unstructured":"Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014. Increasing TLB reach by exploiting clustering in page translations. In Proceedings of the HPCA\u201914. 558\u2013567."},{"key":"e_1_3_1_50_2","first-page":"258","volume-title":"Proceedings of the MICRO\u201912","author":"Pham Binh","year":"2012","unstructured":"Binh Pham, Viswanathan Vaidyanathan, Aamer Jaleel, and Abhishek Bhattacharjee. 2012. CoLT: Coalesced large-reach TLBs. In Proceedings of the MICRO\u201912. IEEE Computer Society, 258\u2013269."},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480062"},{"key":"e_1_3_1_52_2","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1145\/3079856.3080210","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917)","author":"Ryoo Jee Ho","year":"2017","unstructured":"Jee Ho Ryoo, Nagendra Gulur, Shuang Song, and Lizy K. John. 2017. Rethinking TLB designs in virtualized environments: A very large part-of-memory TLB. In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917). Association for Computing Machinery, New York, NY, 469\u2013480."},{"issue":"1","key":"e_1_3_1_53_2","first-page":"10","article-title":"HeapCheck: Low-Cost hardware support for memory safety","volume":"19","author":"Saileshwar Gururaj","year":"2022","unstructured":"Gururaj Saileshwar, Rick Boivie, Tong Chen, Benjamin Segal, and Alper Buyuktosunoglu. 2022. HeapCheck: Low-Cost hardware support for memory safety. ACM Transactions on Architecture and Code Optimization 19, 1, Article 10 (Jan2022), 24 pages.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"e_1_3_1_54_2","first-page":"762","volume-title":"Proceedings of the ISCA\u201920","author":"Sharifi Rasool","year":"2020","unstructured":"Rasool Sharifi and Ashish Venkat. 2020. CHEx86: Context-Sensitive enforcement of memory safety via microcode-enabled capabilities. In Proceedings of the ISCA\u201920. 762\u2013775."},{"key":"e_1_3_1_55_2","unstructured":"Kirill A. Shutemov. 2005. 5-level paging. (2005). Retrieved from https:\/\/lwn.net\/Articles\/708526\/."},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279388"},{"key":"e_1_3_1_57_2","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/195473.195531","volume-title":"Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI)","author":"Talluri Madhusudhan","year":"1994","unstructured":"Madhusudhan Talluri and Mark D. Hill. 1994. Surpassing the TLB performance of superpages with less operating system support. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI). Association for Computing Machinery, New York, NY, 171\u2013182."},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00025"},{"issue":"2","key":"e_1_3_1_59_2","first-page":"26","article-title":"MetaSys: A practical open-source metadata management system to implement and evaluate cross-layer optimizations","volume":"19","author":"Vijaykumar Nandita","year":"2022","unstructured":"Nandita Vijaykumar, Ataberk Olgun, Konstantinos Kanellopoulos, F. Nisa Bostanci, Hasan Hassan, Mehrshad Lotfi, Phillip B. Gibbons, and Onur Mutlu. 2022. MetaSys: A practical open-source metadata management system to implement and evaluate cross-layer optimizations. ACM Transactions on Architecture and Code Optimization 19, 2, Article 26 (Mar.2022), 29 pages.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"e_1_3_1_60_2","doi-asserted-by":"crossref","unstructured":"Pinchas Weisberg and Yair Wiseman. 2015. Virtual memory systems should use larger pages rather than the traditional 4KB pages. International Journal of Hybrid Information Technology 8 8 (2015) 57\u201368.","DOI":"10.14257\/ijhit.2015.8.8.05"},{"key":"e_1_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.5555\/17407.17398"},{"key":"e_1_3_1_62_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446761"},{"key":"e_1_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322223"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579854","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3579854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:27Z","timestamp":1750182687000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579854"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":62,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,6,30]]}},"alternative-id":["10.1145\/3579854"],"URL":"https:\/\/doi.org\/10.1145\/3579854","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]},"assertion":[{"value":"2022-08-02","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-01-07","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}